E·XFL

Zilog - Z8L18220FSC00TR Datasheet



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of Embedded - Microprocessors

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	Z8S180
Number of Cores/Bus Width	1 Core, 8-Bit
Speed	20MHz
Co-Processors/DSP	-
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 70°C (TA)
Security Features	-
Package / Case	100-QFP
Supplier Device Package	100-QFP
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8l18220fsc00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2. Z80182/Z8L182 100-Pin QFP Pin Configuration

PS009801-0301

GENERAL DESCRIPTION (Continued)





Z85230 ESCC SIGNALS (Continued)

/SYNCA, /SYNCB. Synchronization (inputs/outputs, active Low). These pins can act as either inputs, outputs, or as part of the crystal oscillator circuit. In the Asynchronous Receive mode (crystal oscillator option not selected), these pins are inputs similar to /CTS and /DCD. In this mode, transitions on these lines affect the state of the Sync /Hunt status bits in Read Register 0, but have no other function. /SYNCA is also multiplexed with PC4 (parallel Port C, bit 4) on the /SYNCA/PC4 pin.

In External Synchronization mode with the crystal oscillator not selected, these lines also act as inputs. In this mode /SYNC must be driven Low two receive clock cycles after the last bit in the sync character is received. Character assembly begins on the rising edge of the receive clock immediately preceding the activation of /SYNC.

In the Internal Synchronization mode, (Monosync and Bisync) with the crystal oscillator not selected, these pins act as outputs and are active only during the part of the receive clock cycle in which sync characters are recognized. The sync condition is not latched, so these outputs are active each time a sync character is recognized (regardless of the character boundaries). In SDLC mode, these pins act as outputs and are valid on receipt of a flag. In Z80182/Z8L182 mode 1 the/SYNCB signal is multiplexed with the 16550 MIMIC interface /HCS input on the /SYNCB //HCS pin.

/CTSA. Clear To Send (input, active Low). If this pin is programmed as auto enable, a Low on this input enables the channel A transmitter. If not programmed as auto enable, it may be used as a general-purpose input. The input is Schmitt-trigger buffered to accommodate slow rise-time input. The ESCC[™] detects transitions on this input and can interrupt the Z180[™] MPU on either logic level transitions. /CTSA is multiplexed with PC1 (parallel Port C, bit 1) on the /CTSA/PC1 pin.

/CTSB. *Clear To Send (input, active Low).* This pin is similar to /CTSA's functionality but is applicable to the channel B transmitter. In Z80182/Z8L182 mode, the /CTSB signal is multiplexed with the 16550 MIMIC interface /HWR input on the /CTSB //HWR pin.

/DCDA. Data Carrier Detect (input, active Low). This pin functions as receiver enables if it is programmed as an auto enable bit; otherwise, it may be used as a generalpurpose input pin. The pin is Schmitt-trigger buffered to accommodate slow rise-time signals. The ESCC detects transitions on this pin and can interrupt the Z180 MPU on either logic level transitions. /DCDA is also multiplexed with PC0 (parallel Port C, bit 0) on the /DCDA/PC0 pin. **/DCDB.** Data Carrier Detect (input, active Low). This pin's functionality is similar to /DCDA but applicable to the channel B receiver. In Z80182/Z8L182 mode 1, /DCDB is multiplexed with the 16550 MIMIC interface /HRD input on the /DCDB//HRD pin.

/RTSA. *Request to Send (output, active Low).* When the Request to Send (RTS) bit in Write Register 5 channel A is set, the /RTSA signal goes Low. When the RTS bit is reset in the Asynchronous mode and auto enables is on, the signal goes High after the transmitter is empty. In Synchronous mode or in Asynchronous mode with auto enables off, the /RTSA pin strictly follows the state of the RTS bit. The pin can be used as general-purpose output. /RTSA is multiplexed with PC2 (parallel Port C bit 2). This /RTSA or PC2 combination is pin multiplexed with /MWR (active when both the internal /MREQ and /WR are active) on the /MWR/PC2//RTSA pin. The default function of this pin on power-up is /MWR which may be changed by programming bit 3 in the Interrupt Edge/Pin MUX Register (xxDFH).

/RTSB. Request to Send (output, active Low). This pin is similar in functionality as /RTSA but is applicable on channel B. The /RTSB signal is multiplexed with the Z180 MPU /TEND1 signal and the 16550 MIMIC interface /HRxRDY signal on the /TEND1//RTSB//HRxRDY pin.

/DTR//REQA. *Data Terminal Ready (output, active Low).* This pin functions as it is programmed into the DTR bit. It can also be used as general-purpose output (transmit) or as request lines for the DMA controller. The ESCC allows full duplex DMA transfers. /DTR//REQA is also multiplexed with PC3 (parallel Port C, bit 3) on the /DTR//REQA /PC3 pin.

/DTR//REQB. Data Terminal Ready (output, active Low). This pin functions as it is programmed into the DTR bit. It can also be used as general-purpose output (transmit) or as request lines for the DMA controller. The ESCC allows full duplex DMA transfers. The /DTR//REQB signal is multiplexed with the Z180 MPU TxS signal and the 16550 MIMIC interface HINTR signal on the /TxS//DTR//REQB //HINTR pin.

/W//REQA. Wait/Request (output, open drain when programmed for the Wait function, driven High or Low when programmed for a Request function). This dualpurpose output can be programmed as Request (receive) lines for a DMA controller or as Wait lines to synchronize the Z180 MPU to the ESCC data rate. The reset state is Wait. The ESCC allows full duplex DMA transfers. /W//REQA is also multiplexed with PC5 (parallel Port C, bit 5) on the /W//REQA/PC5 pin. The following features are common to both the ESCC and the CMOS SCC:

- Two independent full-duplex channels
- Synchronous/Isochronous data rates:
 - Up to 1/4 of the PCLK using external clock source
 - Up to 5 Mbits/sec at 20 MHz PCLK (ESCC).
- Asynchronous capabilities
 - 5, 6, 7 or 8 bits/character (capable of handling 4 bits/character or less)
 - 1, 1.5, or 2 stop bits
 - Odd or even parity
 - Times 1, 16, 32 or 64 clock modes
 - Break generation and detection
 - Parity, overrun and framing error detection
- Byte oriented synchronous capabilities:
 - Internal or external character synchronization
 - One or two sync characters (6 or 8 bits/sync character) in separate registers
 - Automatic Cyclic Redundancy Check (CRC) generation/detection
- SDLC/HDLC capabilities:
 - Abort sequence generation and checking
 - Automatic zero insertion and detection
 - Automatic flag insertion between messages
 - Address field recognition
 - I-field residue handling
 - CRC generation/detection
 - SDLC loop mode with EOP recognition/loop entry and exit

- NRZ, NRZI or FM encoding/decoding. Manchester Code Decoding (Encoding with External Logic).
- Baud Rate Generator in each Channel
- Digital Phase-Locked Loop (DPLL) for Clock Recovery
- Crystal Oscillator

The following features are implemented in the ESCC $^{\rm m}$ for the Z80182/Z8L182 only:

- New 32-bit CRC-32 (Ethernet Polynomial)
- ESCC Programmable Clock
 - programmed to be equal to system clock divided by one or two
 - programmed by Z80182 Enhancement Register

Note: The ESCC[™] programmable clock must be programmed to divide-by-two mode when operating above the following conditions:

- PHI > 20 MHz at 5.0V

– PHI > 10 MHz at 3.0V

On the MPU interface, the transmitted data available can be programmed to interrupt the MPU on 1, 4, 8 or 14 bytes of available data by seeing the appropriate value in the MPU FSCR control register (MPU write only xxECH) bits 6 and 7. A timeout feature exists, Transmit Timeout Timer, which is an additional 8-bit timer with SCC TxRCB as the input source. If the transmitter FIFO is non-empty and no PC write or MPU read of the FIFO has taken place within the timer interval, a timeout occurs causing a corresponding interrupt to the MPU.

Z80182/Z8L182 MIMIC SYNCHRONIZATION CONSIDERATIONS

Because of the asynchronous nature of the FIFO's on the MIMIC, some synchronization plan must be provided to prevent conflict from the dual port accesses of the MPU and the PC.

To solve this problem, I/O to the FIFO is buffered and the buffers allow both PC and MPU to access the FIFO asynchronously. Read and Write requests are then synchronized by means of the MPU clock. Incoming signals are buffered in such a way that metastable input levels are stabilized to valid 1 or O levels. Actual transfers to and from the buffers, from and to the FIFO memory, are timed by the MPU clock. ALU evaluation is performed on a different phase than the transfer to ensure stable pointer values. Another potential problem is that of simultaneous access of the MPU and PC to any of the various 'mailbox' type registers. This is solved by dual buffering of the various read/write registers. During a read access by either the MPU or PC to a mailbox register, the data in the output or slave portion of the buffered register is not permitted to change. Any write that might take place during this time will be stored in the input of master part of the register. The corresponding status/interrupt is reset appropriately based on the write having followed the read to the register. For example, the IUS/IP bit for the LCR write will not be cleared by the MPU read of the LCR if a simultaneous write to the LCR by the PC takes place. Instead the LSR data will change after the read access and IUS/IP bit 3 remains at logic 1.

Z80182 MIMIC DOUBLE BUFFERING FOR THE TRANSMITTER

The Z80182 Rev DA implements double buffering for the transmitter in 16450 mode and sets the TEMT bit in the LSR Register automatically.

When this feature is enabled and character delay emulation is being used (see Figure 9):

- 1. The PC THRE bit in the LSR Register is set when the THR Register is empty;
- 2. PC Host writes to the 16450 THR Register;
- 3. Whenever the Z80182 TSR buffer is empty and one character delay timer is in a timed-out state, the byte from the THR Register is transferred to the TSR buffer; the timer is in timed-out state after FIFO Reset or after Host TEMT is set. This allows a dual write to THR when Host TEMT is set.
- 4. Restart character delay timer (timer reloads and counts down) with byte transfer from THR Register to the TSR buffer;
- **5.** Whenever the TSR buffer is full, the TEMT bit in MPU LSR Register is reset with no delay;

- 6. MPU reads TSR buffer;
- **7.** TEMT bit in LSR Register for MPU is set with no delay whenever the TSR buffer is empty;
- 8. When the TSR buffer is read by MPU and THR Register is empty and one character delay timer reaches zero, the TEMT bit in the LSR Register for Host is set from 0 to 1.

The PC THRE bit in the LSR Register is reset whenever the THR Register is full and set whenever THR Register is empty.

MPU IREQ and DMA Request for the transmit data is trigger whenever TSR buffer is full and cleared whenever TSR buffer is empty.

If character delay emulation is not used the TEMT bit in the LSR Register is set whenever both the THR Register and the TSR buffer are both empty. The Host TEMT bit is clear if there is data in either the TSR buffer of THR Register.



Note: MPU sees TSR bit in the LSR Register as TEMT bit



ASCI CHANNELS CONTROL REGISTERS (Continued)



Figure 10b. ASCI Control Register A (Ch. 1)

ASCI CHANNELS CONTROL REGISTERS (Continued)

	CNTLB	81				-			
Bit	MPBT	MP	/CTS/ PS	PE0	DR	SS2	SS1	SS0	
Upon Reset	Invalid	0	0	0	0	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
									 Clock Source and Speed Select Divide Ratio Parity Even or Odd Read - Status of /CTS pin Write - Select PS Multiprocessor Multiprocessor Bit Transmit

General Divide Ratio SS, 2, 1, 0	PS = 0 (Divide Ratio = 10) DR = 0 (x16)	DR = 1 (x64)	PS = 1 (Divide Ratio = 30) DR = 0 (x16)	DR = 1 (x64)
000	Ø÷160	Ø÷640	Ø÷ 480	Ø÷ 1920
001	Ø ÷ 320	Ø÷1280	Ø÷960	Ø÷ 3840
010	Ø÷640	Ø ÷ 2580	Ø÷ 1920	Ø÷7680
011	Ø÷ 1280	Ø÷5120	Ø÷3840	Ø÷ 15360
100	Ø÷2560	Ø÷10240	Ø÷7680	Ø÷ 30720
101	Ø÷5120	Ø÷20480	Ø÷ 15360	Ø÷61440
110	Ø÷ 10240	Ø÷40960	Ø÷ 30720	Ø÷ 122880
*111	External Clock (Frequer	ncy < Ø ÷ 40)		

Note:

* Baud rate is external clock rate \pm 16; therefore, $\emptyset \pm$ (40 x 16)

is maximum baud rate using external clocking.

Figure 12.	ASCI	Control	Register	В	(Ch.	1))
------------	------	---------	----------	---	------	----	---

DMA REGISTERS

DA Re	ad/\	_ Nrite	А	ddr	23⊦	ł	
DA	7					DA	0

DA Re DA	R0H ad/\ 15	H Nrite	e		A	ddr	24F DA	+ 8

DA Re	R0E ad/\	3 Nrite	e	Addr 25H						
				DA19 DA1						
-	-	-	-							

Bits 0-2 (3) are used for DAR0B

A19,	A18,	A17,	A16	DMA Transfer Request
x	x	0	0	/DREQ0 (external)
x	x	0	1	TDR0 (ASCI0)
x	x	1	0	TDR1 (ASCI1)
x	x	1	1	Not Used

Figure 35. DMA 0 Destination Address Registers

BCR0L Read/Write					A	ddr :	26H	h
								ĺ

BC	ROH					
Rea	ad/W	/rite	Addr 27H			
BC	15					BC8

Figure 36. DMA 0 Byte Counter Registers

Rea MA	R1L ad/W 7	/rite		Addr 28H MA0				
MAR1H Read/Write								
Rea MA	ad/W 15	/rite		A	ddr.	29H MA8		
MAR1H Read/Write MA15				A	ddr I	29H MA8		

Figure 37. DMA 1 Memory Address Registers

- | - | -

I

IAR Rea IA7	t1L ad/W	/rite	Addr 2BH IA0					
IAR Rea IA1	1H ad/W 5	/rite		 A	ddr∶	2CH IA8		

Figure 38. DMA I/O Address Registers

BCI Rea	R1L ad/W	/rite		A	ddr 2	2EH	
BC	7					BCO)

BCI	R1H					
Rea	ad/W	/rite		A	ddr	2FH
BC	15					BC8

Figure 39. DMA 1 Byte Count Registers

MMU REGISTERS

	CBR						A	ddr 38H
Bit	CB7	CB6	CB5	CB4	CB3	CB2	CB1	CB0
Upon Reset	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MMU Common Base Register









Figure 45. MMU Common/Bank Area Register

CONTROL REGISTERS (Continued)







Figure 52. Write Register Bit Functions (Continued)

Z182 MISCELLANEOUS CONTROL AND INTERFACE REGISTERS

Bit 3 Disable ROMs

If this bit is 1, it disables the ROMCS pin. If it is 0, addresses below the ROM boundary set by the ROMBR register will cause the ROMCS pin to go Low.

Bit 2 Tri-Muxed Pins Select

The Z80182/Z8L182 has three pins that are triple multiplexed and controlled by bit 2 and bit 1. Table 14 shows the different modes.

Table 14. SCR Control for Triple Multiplexed Pins

Bit 2	Bit 1	System Configuration Register
0	0	/TEND1,TxS,CKS
0	1	/TEND1,TxS,CKS
1	0	/RTSB,(/DTR//REQB),(/W//REQB)
1	1	/HRxRDY,//HTxRDY,HINTR

Bit 1 ESCC[™] Channel B/MIMIC

If this bit is 0, Mode 0 is selected. If this bit is 1, Mode 1 is selected.

Mode 0:

Channel A ESCC Enabled Channel B ESCC Enabled PIA Port Enabled 16550 MIMIC Interface Disabled

Mode 1:

Channel A ESCC enabled Channel B outputs disabled PIA disabled 16550 MIMIC Interface Enabled

Bit 0 Daisy Chain

This bit is used to set interrupt priority of the ESCC and 16550 MIMIC interface. If it is 0, the ESCC is higher up in the daisy chain than the 16550 MIMIC interface. If it is 1, the 16550 interface is higher up than the ESCC. Note that /INT0 is used for both MIMIC and ESCC Interrupts.

/RAMCS AND /ROMCS REGISTERS

To assist decoding of ROM and RAM blocks of memory, three more registers and two pins have been added to the



Figure 55. RAMUBR (Z180 MPU Read/Write, Address xxE6H) Z80182/Z8L182. The two pins are /ROMCS and /RAMCS. The three registers are RAMUBR, RAMLBR and ROMBR.



Figure 56. RAMLBR (Z180 MPU Read/Write, Address xxE7H)

Interrupt Vector Register (Continued)

	Interrupt Status Bits
Bits 3, 2, 1	Interrupt Request
000	NO IRQ
001	FCR or Tx OVRN IRQ
010	DLL/DLM IRQ
011	LCR IRQ*
100	MCR IRQ*
101	RBR IRQ
110	TTO IRQ
111	THR IRQ

marine Otation Dite

Note: * The order of LCR and MCR does not follow that of the IE Register.

Bit 0 0/Opcode (Read/Write)

This bit is always 0 when the VIS bit is 1. If the VIS bit is 0, this bit reads back what was last written to it.

The Interrupt Vector Register serves both interrupt modes. When the VIS bit is 0, the last value written to the register can be read back. If the VIS bit is 1, and an interrupt is pending, the value read is the last value written to the upper nibble plus the status for the interrupt that is pending. If no interrupt is pending, then the last value written to the upper nibble plus the lower nibble is read from the register.

If the vector includes the status, then the lower four bits of the vector change asynchronously depending on the interrupting source. Since this vector changes asynchronously, then the interrupt service routine to read the IVEC register might read the source of the most recent IRQ/INTACK cycle if that IRQ does not have its IUS set.



Figure 64. FIFO Status and Control Register

(Z180 MPU Read/Write, Address xxECH)

Bit 7 and Bit 6 XMIT Trigger MSB,LSB

This field determines the number of bytes available to read in the transmitter FIFO before an interrupt occurs to the MPU (Table 17).

Table	Table 17. Transmitter Trigger Level					
b7	b6	Level (# bytes)				
0	0	1				
0	1	4				
1	0	8				
1	1	14				

Bit 5 Receive Timeout Enable

This bit enables the Z80182/Z8L182 Receive Timeout Timer that is used to emulate the four character timeout delay that is specified by the 16550. If no read or write to the RCVR FIFO has taken place and data bytes are available, but are below the PC trigger level. If this timer reaches zero, an interrupt is sent to the PC.

Bit 4 Transmitter Timeout Enable

This bit enables the Z80182/Z8L182 timer that is used to interrupt the Z180 MPU if characters are available, but are below the trigger level. The timer is enabled to count down if this bit is 1 and the number of bytes is below the set transmitter trigger level. The timer will timeout and interrupt the MPU if no read or write to the XMIT FIFO takes place within the timer interval.

Bit 3 Reserved. Program to zero.

Bit 2 (Reset value = 0) TEMT/Double Buffer

When enabled the Tx buffer can hold one extra byte (2 bytes total in 16450 mode). (Do not enable in 16550 mode.)

TEMT Emulation

If character delay emulation is not used the TEMT bit is automated. (Refer to page 26 for TEMT/Double Buffer information.)

Bit 1 RTO Timeout Enhancement

(Reset value = 0) Setting this bit will enable the RTO timeout to emulate the 16550 device. When enabling this feature, the receive timeout timer will not begin counting down until the character emulation timer for each byte of data in the Rx FIFO has expired.

Bit 0 16450 MIMIC Mode Enable

(Reset value=0) This bit = 1 will force the mimic into 16450 mode. Bit 0 in the FCR reg is forced to zero as well as the mimic internal FIFO enable. When used, this bit should be programmed at MIMIC initialization and not modified afterwards.



Figure 65. Receive Timeout Timer Constant

(Z180 MPU Read/Write, Address xxEAH)

This register contains an 8-bit constant for emulation of the 16550 four character timeout feature. Software must determine the value to load into this register based on the bit rate and word length specified by the MIMIC interface with the PC. This timer receives its input from the /TRxCB Clock of the ESCC. This timer is enabled to down count when the enable bit in the FSR register is set and the trigger level interrupt has not been activated on the RCVR FIFO. The counter reloads and counts down each time there is a read or write to the RCVR FIFO.

The receive timeout timer is enhanced to emulate the actual 16550 when bit 1 of the FIFO status and control register is enabled. Under most circumstances, this register should be programmed for four character timers (40d, 8-N-1).





This register contains an 8-bit constant for determining the interval for the Transmit Timeout Timer. If allowed to decrement to zero, this timer interrupts the MPU by setting the THR bit in the IUS/IP register. This timer receives its input from the /TRxCB Clock of the SCC. The timer is enabled to down count when the enable bit in the FSR register is set and the trigger level has not been reached on the XMIT FIFO. The counter reloads each time there is a read or write to the XMIT FIFO.

Transmit And Receive Timers

Because of the speed at which data transfers can take place between the Z180[™] MPU and the PC/XT/AT, two timers have been added to alleviate any software problems that a high speed parallel data transfer might cause. These timers allow the programmer to slow down the data transfer just as if the 16550 MIMIC interface had to shift the data in and out serially. The Timers receive their input from the /TRxCB Clock since, in 16550 MIMIC mode, the ESCC channel B is disabled. For example, the clock source for the 8-bit registers: RTTC (Receive Timeout Time Constant, xxEAH), TTTC (Transmit Timeout Time Constant, xxEBH), TTCR (Transmit Time Constant Register, xxFAH) and RTCR (Receive Time Constant Register, xxFBH) uses the /TRxCB Clock output. The /TRxCB Clock output needs to be generated by the ESCC's channel B's 16-bit BRG as its clock source, thus allowing the programmer to access a total of 24 bits as a timer to slow down the data transfer.

In most cases, ESCC Ch. B BRG should be programmed to output at a frequency equivalent to the desired serial transfer rate. The output of the BRG should be routed to the /TRxCB pin.



Figure 67. Transmitter Time Constant Register (Z180 MPU Read/Write, Address xxFAH)



Figure 76. Line Control Register

(PC Read/Write, Address 03H) (Z180 MPU Read Only, Address xxF3H)

Line Control Register

Bit 7 Divisor Latch Access Bit (DALB)

This bit allow access to the divisor latch by the PC/XT/AT. If this bit is set to 1, access to the Transmitter, Receiver and Interrupt Enable Registers is disabled. When an access is made to address 0 the Divisor Latch Least Significant byte is accessed. If an access is made to address 1, the Divisor Latch Most Significant byte is accessed.

Bit 6 - Bit 0

These bits do not affect the Z80182/Z8L182 directly, however they can be read by the Z180 MPU and the 16550 MIMIC modes can be emulated by the Z180 MPU.



Figure 77. Modem Control Register (PC Read/Write, Address 04H) (Z180 MPU Read Only, Address xxF4H)

Modem Control Register

Bit 7-5 Reserved

Reserved for future use, always 0.

Bit 4 Loop

When this bit is set to 1, D3-D0 field reflects the status of Modem Status Register, as follows:

RI = Out 1 DCD = Out 2 DSR = DTR CTS = RTS

Emulation of the 16550 UART loop back feature must be done by the Z180 MPU, except in the above conditions.

Bit 3 Out 2

This bit controls the tri-state on the HINTR pin if bits 2 and 1 are 10. Otherwise it can be read by the Z180 MPU.

Bits 2, 1, 0

These bits have no direct control of the 16550 MIMIC interface and the Z180 MPU must emulate the function if it is to be implemented.



Figure 78. Modem Status Register (PC Read Only, Address 06H) (Z180 MPU Read/Write bits 7-4, Address xxF6H)

Z80182 ENHANCEMENTS REGISTER

Bit <7-6> Reserved

Bit 5 Force Z180 Halt Mode

If this bit is set to 1, it disables the 16 cycle halt recovery and halt control over the busses and pins. This bit is used to allow DMA and Refresh Access to take place during halt (like Z180). This bit is set to 0 on reset.

Bit 4 TxDA Tri-state

The TxDA pin can be tri-stated on assertion of the /HALT pin. This prevents the TxDA from driving and external device when /HALT output is used to force other devices into power-down modes. This feature is disabled on powerup or reset. It is also controlled by bit 5 in the enhancement register, this feature is disabled if bit 5 is set.

Bit 3 ESCC Clock Divider

The ESCC clock can be provided with the Z180 core's PHI clock or by a PHI clock divide by 2 circuit. When this bit is set, the ESCC's clock will be Z180's PHI clock divided by

two. Upon power-up or reset, the ESCC clock frequency is equal to the Z180 core's PHI clock output.

Note: If operating above 20 MHz/5V or 10 MHz/3V, this bit should be set for ESCC divide-by-two mode.



Figure 82. Z80182 Enhancements Register

⁽Z180 MPU Read/Write, Address xxD9H)

DC CHARACTERISTICS

Z80182/Z8L182 $(V_{cc} = 5V \pm 10\%, V_{ss} = 0V)$, over specified temperature range unless otherwise notes.)

Symbol	Parameter	Min	Тур	Мах	Unit	Condition
V _{IH1}	Input H Voltage /RESET, EXTAL, NMI	V _{cc} -0.6		V _{cc} +0.3	V	
$V_{\rm IH2}$	Input H Voltage Except /RESET, EXTAL, NMI	2.0		V _{cc} +0.3	V	
V _{IL1}	Input L Voltage /RESET, EXTAL, NMI	-0.3		0.6	V	
V_{IL2}	Input L Voltage Except /RESET, EXTAL, NMI	-0.3		0.8	V	
V _{OH1}	Output H Voltage	2.4			V	$I_{OH} = -200 \mu A$
V_{OH2}	Output H PHI	$V_{\rm CC} = 1.2$ $V_{\rm CC} = 0.6$			V	$I_{OH} = -200 \mu\text{A}$ $I_{OH} = -200 \mu\text{A}$
V _{OL1}	Output L Voltage All outputs			0.40	V	I _{OL} = 2.2 mA
V_{OL2}	Output L PHI			0.40	V	I _{0L} = 2.2 mA
I	Input Leakage Current All Inputs Except XTAL, EXTAL			1.0	μΑ	$V_{IN} = 0.5 - V_{CC} - 0.5$
ITL	Tri-state Leakage Current			1.0	μΑ	$V_{_{\rm IN}}=0.5$ - $V_{_{\rm CC}}$ -0.5
Сс [*]	Power Dissipation* (Normal Operation) Power Dissipation* (SLEEP) Power Dissipation* (I/O STOP) Power Dissipation* (SYSTEM STOP mode)		60 100 TBD TBD TBD TBD 5 9	120 200 TBD TBD TBD TBD 10 17	mA mA mA mA mA mA mA	f = 20 MHz f = 33 MHz f= 20 MHz f= 33 MHz f= 20 MHz f= 33 MHz f = 20 MHz f = 33 MHz
	STANDBY Mode		TBD 50	TBD	mΑ mA μA	f = 20 MHZ f = 33 MHz f = 0 MHz †
Ср	Pin Capacitance			12	pF	$V_{IN} = 0V, f = 1 MHz$ $T_A = 25^{\circ}C$

Notes:

These I_{CC} values are preliminary and subject to change without notice. * V_{IH} Min = V_{CC} -1.0V, V_{IL} Max = 0.8V (all output terminals are at no load) V_{CC} = 5.0V; (I_{OH} Low EMI) = -50 μ A, I_{OL} (Low EMI) = 500 μ A † Device may take up to two seconds before stabilizing to steady state standby current.

TIMING DIAGRAMS (Continued)











Figure 103. Input Rise and Fall Time (Except EXTAL, /RESET)

ESCC External Bus Master Timing





			Z8L 20 N	182 /IHz	Z801 33 M	82 Hz		
No.	Symbol	Parameter	Min	Max	Min	Max	Units	Notes
1 2	TrC TdRDr(REQ)	Valid Access Recovery Time /RD Rise to /DTR//REQ Not Valid Delay	4TcC 4TcC		4TcC 4TcC		ns ns	[1]

Table G. External Bus Master Interface Timing (SCC Related Timing)

Notes:

These AC parameter values are preliminary and are subject to change without notice.

[1] Applies only between transactions involving the ESCC.

 $T_{cc} = ESCC$ clock period time

16550 MIMIC TIMING

Refer to Figures 106 thru 112 for MIMIC AC Timing.





Table H	PC Host	/RD /WR	Timina
	1 0 11030		

		_	Z8L182 20 MHz	Z80182 33 MHz	
No	Symbol	Parameter	Min Max	Min Max	Units
1	tAR	/HRD Delay from Address	30	30	ns
2	tCSR	/HRD Delay from /HCS	30	30	ns
3	tAW	/HWR Delay from Address	30	30	ns
4	tCSW	/HWR Delay from /HCS	30	30	ns
5	tAh	Address Hold Time	20	20	ns
6	tCSh	/HCS Hold Time	20	20	ns

Note:

These AC parameter values are preliminary and are subject to change without notice.