# E·XFL

### AMD Xilinx - XC5210-6PQ240C Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 324  |
| Number of Logic Elements/Cells | 1296   |
| Total RAM Bits                 | -  |
| Number of I/O                  | 196  |
| Number of Gates                | 16000  |
| Voltage - Supply               | 4.75V ~ 5.25V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 240-BFQFP  |
| Supplier Device Package        | 240-PQFP (32x32)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xc5210-6pq240c |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



single-length lines, double-length lines, and Longlines all routed through the GRM. The direct connects, LIM, and logic-cell feedthrough are contained within each Versa-Block. Throughout the XC5200 interconnect, an efficient multiplexing scheme, in combination with three layer metal (TLM), was used to improve the overall efficiency of silicon usage.

### **Performance Overview**

The XC5200 family has been benchmarked with many designs running synchronous clock rates beyond 66 MHz. The performance of any design depends on the circuit to be implemented, and the delay through the combinatorial and sequential logic elements, plus the delay in the interconnect routing. A rough estimate of timing can be made by assuming 3-6 ns per logic level, which includes direct-connect routing delays, depending on speed grade. More accurate estimations can be made using the information in the Switching Characteristic Guideline section.

## Taking Advantage of Reconfiguration

FPGA devices can be reconfigured to change logic function while resident in the system. This capability gives the system designer a new degree of freedom not available with any other type of logic.

Hardware can be changed as easily as software. Design updates or modifications are easy, and can be made to products already in the field. An FPGA can even be reconfigured dynamically to perform different functions at different times.

Reconfigurable logic can be used to implement system self-diagnostics, create systems capable of being reconfigured for different environments or operations, or implement multi-purpose hardware for a given application. As an added benefit, using reconfigurable FPGA devices simplifies hardware design and debugging and shortens product time-to-market.

## **Detailed Functional Description**

## **Configurable Logic Blocks (CLBs)**

Figure 4 shows the logic in the XC5200 CLB, which consists of four Logic Cells (LC[3:0]). Each Logic Cell consists of an independent 4-input Lookup Table (LUT), and a D-Type flip-flop or latch with common clock, clock enable, and clear, but individually selectable clock polarity. Additional logic features provided in the CLB are:

- An independent 5-input LUT by combining two 4-input LUTs.
- High-speed carry propagate logic.
- High-speed pattern decoding.
- High-speed direct connection to flip-flop D-inputs.
- Individual selection of either a transparent, level-sensitive latch or a D flip-flop.
- Four 3-state buffers with a shared Output Enable.

### **5-Input Functions**

Figure 5 illustrates how the outputs from the LUTs from LC0 and LC1 can be combined with a 2:1 multiplexer (F5\_MUX) to provide a 5-input function. The outputs from the LUTs of LC2 and LC3 can be similarly combined.





## **XILINX**<sup>®</sup>

tomized RPMs, freeing the designer from the need to become an expert on architectures.



#### Figure 7: XC5200 CY\_MUX Used for Decoder Cascade Logic

## **Cascade Function**

Each CY\_MUX can be connected to the CY\_MUX in the adjacent LC to provide cascadable decode logic. Figure 7 illustrates how the 4-input function generators can be configured to take advantage of these four cascaded CY\_MUXes. Note that AND and OR cascading are specific cases of a general decode. In AND cascading all bits are decoded equal to logic one, while in OR cascading all bits are decoded equal to logic zero. The flexibility of the LUT achieves this result. The XC5200 library contains gate macros designed to take advantage of this function.

## **CLB Flip-Flops and Latches**

The CLB can pass the combinatorial output(s) to the interconnect network, but can also store the combinatorial

## XC5200 Series Field Programmable Gate Arrays

results or other incoming data in flip-flops, and connect their outputs to the interconnect network as well. The CLB storage elements can also be configured as latches.

## Table 3: CLB Storage Element Functionality(active rising edge is shown)

| Mode              | СК | CE | CLR | D | Q |
|-------------------|----|----|-----|---|---|
| Power-Up or<br>GR | Х  | Х  | х   | Х | 0 |
|                   | Х  | Х  | 1   | Х | 0 |
| Flip-Flop         | /  | 1* | 0*  | D | D |
|                   | 0  | Х  | 0*  | Х | Q |
| Latch             | 1  | 1* | 0*  | Х | Q |
| Laton             | 0  | 1* | 0*  | D | D |
| Both              | Х  | 0  | 0*  | Х | Q |

Legend:

Х

1\*

\_\_\_\_ Don't care

/ Rising edge 0\* Input is Low

Input is Low or unconnected (default value)

Input is High or unconnected (default value)

#### Data Inputs and Outputs

The source of a storage element data input is programmable. It is driven by the function F, or by the Direct In (DI) block input. The flip-flops or latches drive the Q CLB outputs.

Four fast feed-through paths from DI to DO are available, as shown in Figure 4. This bypass is sometimes used by the automated router to repower internal signals. In addition to the storage element (Q) and direct (DO) outputs, there is a combinatorial output (X) that is always sourced by the Lookup Table.

The four edge-triggered D-type flip-flops or level-sensitive latches have common clock (CK) and clock enable (CE) inputs. Any of the clock inputs can also be permanently enabled. Storage element functionality is described in Table 3.

### **Clock Input**

The flip-flops can be triggered on either the rising or falling clock edge. The clock pin is shared by all four storage elements with individual polarity control. Any inverter placed on the clock input is automatically absorbed into the CLB.

#### **Clock Enable**

The clock enable signal (CE) is active High. The CE pin is shared by the four storage elements. If left unconnected for any, the clock enable for that storage element defaults to the active state. CE is not invertible within the CLB.

#### Clear

An asynchronous storage element input (CLR) can be used to reset all four flip-flops or latches in the CLB. This input

## **XILINX**<sup>®</sup>

## **XC5200 Series Field Programmable Gate Arrays**

senting the decoding of the corresponding state of the boundary-scan internal state machine.



Figure 19: XC5200-Series Boundary Scan Logic

tions During Configuration" on page 124, in the "Configuration Timing" section.

**Table 9: Pin Descriptions** 

|               | I/O       | I/O     |   |
|---------------|-----------|---------|---|
|               | During    | After   |   |
| Pin Name      | Config.   | Config. | Pin Description   |
| Permanently D | Dedicated | Pins    |   |
| VCC           | I         | I       | Five or more (depending on package) connections to the nominal +5 V supply voltage. All must be connected, and each must be decoupled with a 0.01 - 0.1 $\mu$ F capacitor to Ground.  |
| GND           | I         | I       | Four or more (depending on package type) connections to Ground. All must be connected.  |
| CCLK          | l or O    | I       | During configuration, Configuration Clock (CCLK) is an output in Master modes or Asyn-<br>chronous Peripheral mode, but is an input in Slave mode, Synchronous Peripheral<br>mode, and Express mode. After configuration, CCLK has a weak pull-up resistor and<br>can be selected as the Readback Clock. There is no CCLK High time restriction on<br>XC5200-Series devices, except during Readback. See "Violating the Maximum High<br>and Low Time Specification for the Readback Clock" on page 113 for an explanation of<br>this exception. |
| DONE          | I/O       | ο       | DONE is a bidirectional signal with an optional internal pull-up resistor. As an output, it indicates the completion of the configuration process. As an input, a Low level on DONE can be configured to delay the global logic initialization and the enabling of outputs.<br>The exact timing, the clock source for the Low-to-High transition, and the optional pull-up resistor are selected as options in the program that creates the configuration bit-stream. The resistor is included by default.                                      |
| PROGRAM       | I         | I       | PROGRAM is an active Low input that forces the FPGA to clear its configuration mem-<br>ory. It is used to initiate a configuration cycle. When PROGRAM goes High, the FPGA<br>executes a complete clear cycle, before it goes into a WAIT state and releases INIT.<br>The PROGRAM pin has an optional weak pull-up after configuration.   |
| User I/O Pins | That Can  | Have Sp | ecial Functions   |
| RDY/BUSY      | 0         | I/O     | During Peripheral mode configuration, this pin indicates when it is appropriate to write<br>another byte of data into the FPGA. The same status is also available on D7 in Asyn-<br>chronous Peripheral mode, if a read operation is performed when the device is selected.<br>After configuration, RDY/BUSY is a user-programmable I/O pin.<br>RDY/BUSY is pulled High with a high-impedance pull-up prior to INIT going High.   |
| RCLK          | 0         | I/O     | During Master Parallel configuration, each change on the A0-A17 outputs is preceded<br>by a rising edge on RCLK, a redundant output signal. RCLK is useful for clocked<br>PROMs. It is rarely used during configuration. After configuration, RCLK is a user-pro-<br>grammable I/O pin.   |
| M0, M1, M2    | I         | I/O     | As Mode inputs, these pins are sampled before the start of configuration to determine the configuration mode to be used. After configuration, M0, M1, and M2 become user-programmable I/O. During configuration, these pins have weak pull-up resistors. For the most popular configuration mode, Slave Serial, the mode pins can thus be left unconnected. A pull-down resistor value of 3.3 k $\Omega$ is recommended for other modes.  |
| TDO           | 0         | 0       | If boundary scan is used, this pin is the Test Data Output. If boundary scan is not used, this pin is a 3-state output, after configuration is completed.<br>This pin can be user output only when called out by special schematic definitions. To use this pin, place the library component TDO instead of the usual pad symbol. An output buffer must still be used.  |

**∑**XILINX<sup>®</sup>



Master Serial mode generates CCLK and receives the configuration data in serial form from a Xilinx serial-configuration PROM.

CCLK speed is selectable as 1 MHz (default), 6 MHz, or 12 MHz. Configuration always starts at the default slow frequency, then can switch to the higher frequency during the first frame. Frequency tolerance is -50% to +50%.

#### **Peripheral Modes**

The two Peripheral modes accept byte-wide data from a bus. A RDY/BUSY status is available as a handshake signal. In Asynchronous Peripheral mode, the internal oscillator generates a CCLK burst signal that serializes the byte-wide data. CCLK can also drive slave devices. In the synchronous mode, an externally supplied clock input to CCLK serializes the data.

#### Slave Serial Mode

In Slave Serial mode, the FPGA receives serial configuration data on the rising edge of CCLK and, after loading its configuration, passes additional data out, resynchronized on the next falling edge of CCLK.

Multiple slave devices with identical configurations can be wired with parallel DIN inputs. In this way, multiple devices can be configured simultaneously.

#### Serial Daisy Chain

Multiple devices with different configurations can be connected together in a "daisy chain," and a single combined bitstream used to configure the chain of slave devices.

To configure a daisy chain of devices, wire the CCLK pins of all devices in parallel, as shown in Figure 28 on page 114. Connect the DOUT of each device to the DIN of the next. The lead or master FPGA and following slaves each passes resynchronized configuration data coming from a single source. The header data, including the length count, is passed through and is captured by each FPGA when it recognizes the 0010 preamble. Following the length-count data, each FPGA outputs a High on DOUT until it has received its required number of data frames.

After an FPGA has received its configuration data, it passes on any additional frame start bits and configuration data on DOUT. When the total number of configuration clocks applied after memory initialization equals the value of the 24-bit length count, the FPGAs begin the start-up sequence and become operational together. FPGA I/O are normally released two CCLK cycles after the last configuration bit is received. Figure 25 on page 109 shows the start-up timing for an XC5200-Series device.

The daisy-chained bitstream is not simply a concatenation of the individual bitstreams. The PROM file formatter must be used to combine the bitstreams for a daisy-chained configuration.

#### Multi-Family Daisy Chain

All Xilinx FPGAs of the XC2000, XC3000, XC4000, and XC5200 Series use a compatible bitstream format and can, therefore, be connected in a daisy chain in an arbitrary sequence. There is, however, one limitation. If the chain contains XC5200-Series devices, the master normally cannot be an XC2000 or XC3000 device.

The reason for this rule is shown in Figure 25 on page 109. Since all devices in the chain store the same length count value and generate or receive one common sequence of CCLK pulses, they all recognize length-count match on the same CCLK edge, as indicated on the left edge of Figure 25. The master device then generates additional CCLK pulses until it reaches its finish point F. The different families generate or require different numbers of additional CCLK pulses until they reach F. Not reaching F means that the device does not really finish its configuration, although DONE may have gone High, the outputs became active, and the internal reset was released. For the XC5200-Series device, not reaching F means that readback cannot be initiated and most boundary scan instructions cannot be used.

The user has some control over the relative timing of these events and can, therefore, make sure that they occur at the proper time and the finish point F is reached. Timing is controlled using options in the bitstream generation software.

XC5200 devices always have the same number of CCLKs in the power up delay, independent of the configuration mode, unlike the XC3000/XC4000 Series devices. To guarantee all devices in a daisy chain have finished the power-up delay, tie the INIT pins together, as shown in Figure 27.

#### XC3000 Master with an XC5200-Series Slave

Some designers want to use an XC3000 lead device in peripheral mode and have the I/O pins of the XC5200-Series devices all available for user I/O. Figure 22 provides a solution for that case.

This solution requires one CLB, one IOB and pin, and an internal oscillator with a frequency of up to 5 MHz as a clock source. The XC3000 master device must be configured with late Internal Reset, which is the default option.

One CLB and one IOB in the lead XC3000-family device are used to generate the additional CCLK pulse required by the XC5200-Series devices. When the lead device removes the internal RESET signal, the 2-bit shift register responds to its clock input and generates an active Low output signal for the duration of the subsequent clock period. An external connection between this output and CCLK thus creates the extra CCLK pulse.



Figure 22: CCLK Generation for XC3000 Master Driving an XC5200-Series Slave

#### Express Mode

Express mode is similar to Slave Serial mode, except the data is presented in parallel format, and is clocked into the target device a byte at a time rather than a bit at a time. The data is loaded in parallel into eight different columns: it is not internally serialized. Eight bits of configuration data are loaded with every CCLK cycle, therefore this configuration mode runs at eight times the data rate of the other six modes. In this mode the XC5200 family is capable of supporting a CCLK frequency of 10 MHz, which is equivalent to an 80 MHz serial rate, because eight bits of configuration data are being loaded per CCLK cycle. An XC5210 in the Express mode, for instance, can be configured in about 2 ms. The Express mode does not support CRC error checking, but does support constant-field error checking. A length count is not used in Express mode.

In the Express configuration mode, an external signal drives the CCLK input(s). The first byte of parallel configuration data must be available at the D inputs of the FPGA devices a short set-up time before the second rising CCLK edge. Subsequent data bytes are clocked in on each consecutive rising CCLK edge. See Figure 38 on page 123.

Bitstream generation currently generates a bitstream sufficient to program in all configuration modes except Express. Extra CCLK cycles are necessary to complete the configuration, since in this mode data is read at a rate of eight bits per CCLK cycle instead of one bit per cycle. Normally the entire start-up sequence requires a number of bits that is equal to the number of CCLK cycles needed. An additional five CCLKs (equivalent to 40 extra bits) will guarantee completion of configuration, regardless of the start-up options chosen.

Multiple slave devices with identical configurations can be wired with parallel D0-D7 inputs. In this way, multiple devices can be configured simultaneously.

#### **Pseudo Daisy Chain**

Multiple devices with different configurations can be connected together in a pseudo daisy chain, provided that all of the devices are in Express mode. A single combined bitstream is used to configure the chain of Express mode devices, but the input data bus must drive D0-D7 of each device. Tie High the CS1 pin of the first device to be configured, or leave it floating in the XC5200 since it has an internal pull-up. Connect the DOUT pin of each FPGA to the CS1 pin of the next device in the chain. The D0-D7 inputs are wired to each device in parallel. The DONE pins are wired together, with one or more internal DONE pull-ups activated. Alternatively, a 4.7 k $\Omega$  external resistor can be used, if desired. (See Figure 37 on page 122.) CCLK pins are tied together.

The requirement that all DONE pins in a daisy chain be wired together applies only to Express mode, and only if all devices in the chain are to become active simultaneously. All devices in Express mode are synchronized to the DONE pin. User I/O for each device become active after the DONE pin for that device goes High. (The exact timing is determined by options to the bitstream generation software.) Since the DONE pin is open-drain and does not drive a High value, tying the DONE pins of all devices together prevents all devices in the chain from going High until the last device in the chain has completed its configuration cycle.

The status pin DOUT is pulled LOW two internal-oscillator cycles (nominally 1 MHz) after INIT is recognized as High, and remains Low until the device's configuration memory is full. Then DOUT is pulled High to signal the next device in the chain to accept the configuration data on the D7-D0 bus. All devices receive and recognize the six bytes of preamble and length count, irrespective of the level on CS1; but subsequent frame data is accepted only when CS1 is High and the device's configuration memory is not already full.

### Setting CCLK Frequency

For Master modes, CCLK can be generated in one of three frequencies. In the default slow mode, the frequency is nominally 1 MHz. In fast CCLK mode, the frequency is nominally 12 MHz. In medium CCLK mode, the frequency is nominally 6 MHz. The frequency range is -50% to +50%. The frequency is selected by an option when running the bitstream generation software. If an XC5200-Series Master is driving an XC3000- or XC2000-family slave, slow CCLK mode must be used. Slow mode is the default.

#### Table 11: XC5200 Bitstream Format

| Data Type      | Value       | Occurrences   |  |  |  |
|----------------|-------------|---------------|--|--|--|
| Fill Byte      | 11111111    | Once per bit- |  |  |  |
| Preamble       | 11110010    | stream        |  |  |  |
| Length Counter | COUNT(23:0) |               |  |  |  |
| Fill Byte      | 11111111    |               |  |  |  |

## Configuration

The length counter begins counting immediately upon entry into the configuration state. In slave-mode operation it is important to wait at least two cycles of the internal 1-MHz clock oscillator after INIT is recognized before toggling CCLK and feeding the serial bitstream. Configuration will not begin until the internal configuration logic reset is released, which happens two cycles after INIT goes High. A master device's configuration is delayed from 32 to 256 µs to ensure proper operation with any slave devices driven by the master device.

The 0010 preamble code, included for all modes except Express mode, indicates that the following 24 bits represent the length count. The length count is the total number of configuration clocks needed to load the complete configuration data. (Four additional configuration clocks are required to complete the configuration process, as discussed below.) After the preamble and the length count have been passed through to all devices in the daisy chain, DOUT is held High to prevent frame start bits from reaching any daisy-chained devices. In Express mode, the length count bits are ignored, and DOUT is held Low, to disable the next device in the pseudo daisy chain.

A specific configuration bit, early in the first frame of a master device, controls the configuration-clock rate and can increase it by a factor of eight. Therefore, if a fast configuration clock is selected by the bitstream, the slower clock rate is used until this configuration bit is detected.

Each frame has a start field followed by the frame-configuration data bits and a frame error field. If a frame data error is detected, the FPGA halts loading, and signals the error by pulling the open-drain INIT pin Low. After all configuration frames have been loaded into an FPGA, DOUT again follows the input data so that the remaining data is passed on to the next device. In Express mode, when the first device is fully programmed, DOUT goes High to enable the next device in the chain.

#### **Delaying Configuration After Power-Up**

To delay master mode configuration after power-up, pull the bidirectional INIT pin Low, using an open-collector (open-drain) driver. (See Figure 12.)

Using an open-collector or open-drain driver to hold  $\overline{\rm INIT}$ Low before the beginning of master mode configuration causes the FPGA to wait after completing the configuration memory clear operation. When  $\overline{\rm INIT}$  is no longer held Low externally, the device determines its configuration mode by capturing its mode pins, and is ready to start the configuration process. A master device waits up to an additional 250 µs to make sure that any slaves in the optional daisy chain have seen that INIT is High.

#### Start-Up

Start-up is the transition from the configuration process to the intended user operation. This transition involves a change from one clock source to another, and a change from interfacing parallel or serial configuration data where most outputs are 3-stated, to normal operation with I/O pins active in the user-system. Start-up must make sure that the user-logic 'wakes up' gracefully, that the outputs become active without causing contention with the configuration signals, and that the internal flip-flops are released from the global Reset at the right time.

Figure 25 describes start-up timing for the three Xilinx families in detail. Express mode configuration always uses either CCLK\_SYNC or UCLK\_SYNC timing, the other configuration modes can use any of the four timing sequences.

To access the internal start-up signals, place the STARTUP library symbol.

#### Start-up Timing

Different FPGA families have different start-up sequences.

The XC2000 family goes through a fixed sequence. DONE goes High and the internal global Reset is de-activated one CCLK period after the I/O become active.

The XC3000A family offers some flexibility. DONE can be programmed to go High one CCLK period before or after the I/O become active. Independent of DONE, the internal global Reset is de-activated one CCLK period before or after the I/O become active.

The XC4000/XC5200 Series offers additional flexibility. The three events — DONE going High, the internal Reset being de-activated, and the user I/O going active — can all occur in any arbitrary sequence. Each of them can occur one CCLK period before or after, or simultaneous with, any of the others. This relative timing is selected by means of software options in the bitstream generation software.

The default option, and the most practical one, is for DONE to go High first, disconnecting the configuration data source and avoiding any contention when the I/Os become active one clock later. Reset is then released another clock period later to make sure that user-operation starts from stable internal conditions. This is the most common sequence, shown with heavy lines in Figure 25, but the designer can modify it to meet particular requirements.

Normally, the start-up sequence is controlled by the internal device oscillator output (CCLK), which is asynchronous to the system clock.

XC4000/XC5200 Series offers another start-up clocking option, UCLK\_NOSYNC. The three events described above need not be triggered by CCLK. They can, as a configuration option, be triggered by a user clock. This means that the device can wake up in synchronism with the user system.

## XILINX<sup>®</sup>

When the UCLK\_SYNC option is enabled, the user can externally hold the open-drain DONE output Low, and thus stall all further progress in the start-up sequence until DONE is released and has gone High. This option can be used to force synchronization of several FPGAs to a common user clock, or to guarantee that all devices are successfully configured before any I/Os go active.

If either of these two options is selected, and no user clock is specified in the design or attached to the device, the chip could reach a point where the configuration of the device is complete and the Done pin is asserted, but the outputs do not become active. The solution is either to recreate the bitstream specifying the start-up clock as CCLK, or to supply the appropriate user clock.

#### Start-up Sequence

The Start-up sequence begins when the configuration memory is full, and the total number of configuration clocks received since  $\overline{\text{INIT}}$  went High equals the loaded value of the length count.

The next rising clock edge sets a flip-flop Q0, shown in Figure 26. Q0 is the leading bit of a 5-bit shift register. The outputs of this register can be programmed to control three events.

- The release of the open-drain DONE output
- The change of configuration-related pins to the user function, activating all IOBs.
- The termination of the global Set/Reset initialization of all CLB and IOB storage elements.

The DONE pin can also be wire-ANDed with DONE pins of other FPGAs or with other external signals, and can then be used as input to bit Q3 of the start-up register. This is called "Start-up Timing Synchronous to Done In" and is selected by either CCLK\_SYNC or UCLK\_SYNC.

When DONE is not used as an input, the operation is called "Start-up Timing Not Synchronous to DONE In," and is selected by either CCLK\_NOSYNC or UCLK\_NOSYNC.

As a configuration option, the start-up control register beyond Q0 can be clocked either by subsequent CCLK pulses or from an on-chip user net called STARTUP.CLK. These signals can be accessed by placing the STARTUP library symbol.

#### Start-up from CCLK

If CCLK is used to drive the start-up, Q0 through Q3 provide the timing. Heavy lines in Figure 25 show the default timing, which is compatible with XC2000 and XC3000 devices using early DONE and late Reset. The thin lines indicate all other possible timing options.

#### Start-up from a User Clock (STARTUP.CLK)

When, instead of CCLK, a user-supplied start-up clock is selected, Q1 is used to bridge the unknown phase relation-

### **XC5200 Series Field Programmable Gate Arrays**

ship between CCLK and the user clock. This arbitration causes an unavoidable one-cycle uncertainty in the timing of the rest of the start-up sequence.

#### DONE Goes High to Signal End of Configuration

In all configuration modes except Express mode, XC5200-Series devices read the expected length count from the bitstream and store it in an internal register. The length count varies according to the number of devices and the composition of the daisy chain. Each device also counts the number of CCLKs during configuration.

Two conditions have to be met in order for the DONE pin to go high:

- the chip's internal memory must be full, and
- the configuration length count must be met, *exactly*.

This is important because the counter that determines when the length count is met begins with the very first CCLK, not the first one after the preamble.

Therefore, if a stray bit is inserted before the preamble, or the data source is not ready at the time of the first CCLK, the internal counter that holds the number of CCLKs will be one ahead of the actual number of data bits read. At the end of configuration, the configuration memory will be full, but the number of bits in the internal counter will not match the expected length count.

As a consequence, a Master mode device will continue to send out CCLKs until the internal counter turns over to zero, and then reaches the correct length count a second time. This will take several seconds  $[2^{24} * CCLK \text{ period}]$  — which is sometimes interpreted as the device not configuring at all.

If it is not possible to have the data ready at the time of the first CCLK, the problem can be avoided by increasing the number in the length count by the appropriate value.

In Express mode, there is no length count. The DONE pin for each device goes High when the device has received its quota of configuration data. Wiring the DONE pins of several devices together delays start-up of all devices until all are fully configured.

Note that DONE is an open-drain output and does not go High unless an internal pull-up is activated or an external pull-up is attached. The internal pull-up is activated as the default by the bitstream generation software.

#### Release of User I/O After DONE Goes High

By default, the user I/O are released one CCLK cycle after the DONE pin goes High. If CCLK is not clocked after DONE goes High, the outputs remain in their initial state — 3-stated, with a 20 k $\Omega$  - 100 k $\Omega$  pull-up. The delay from

7-111

## **XILINX**®

### **XC5200 Series Field Programmable Gate Arrays**



|      | Description            |   | Description      |    | Symbol |    | Max | Units |
|------|------------------------|---|------------------|----|--------|----|-----|-------|
|      | Delay to Address valid | 1 | T <sub>RAC</sub> | 0  | 200    | ns |     |       |
| CCLK | Data setup time        | 2 | T <sub>DRC</sub> | 60 |        | ns |     |       |
|      | Data hold time         | 3 | T <sub>RCD</sub> | 0  |        | ns |     |       |

1. At power-up, V<sub>CC</sub> must rise from 2.0 V to V<sub>CC</sub> min in less then 25 ms, otherwise delay configuration by pulling PROGRAM Note: Low until V<sub>CC</sub> is Valid.
The first Data byte is loaded and CCLK starts at the end of the first RCLK active cycle (rising edge).

This timing diagram shows that the EPROM requirements are extremely relaxed. EPROM access time can be longer than 500 ns. EPROM data output has no hold-time requirements.

#### Figure 32: Master Parallel Mode Programming Switching Characteristics

### Synchronous Peripheral Mode

Synchronous Peripheral mode can also be considered Slave Parallel mode. An external signal drives the CCLK input(s) of the FPGA(s). The first byte of parallel configuration data must be available at the Data inputs of the lead FPGA a short setup time before the rising CCLK edge. Subsequent data bytes are clocked in on every eighth consecutive rising CCLK edge.

The same CCLK edge that accepts data, also causes the RDY/BUSY output to go High for one CCLK period. The pin name is a misnomer. In Synchronous Peripheral mode it is really an ACKNOWLEDGE signal. Synchronous operation does not require this response, but it is a meaningful signal

for test purposes. Note that RDY/BUSY is pulled High with a high-impedance pullup prior to INIT going High.

The lead FPGA serializes the data and presents the preamble data (and all data that overflows the lead device) on its DOUT pin. There is an internal delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

In order to complete the serial shift operation, 10 additional CCLK rising edges are required after the last data byte has been loaded, plus one more CCLK cycle for each daisy-chained device.

Synchronous Peripheral mode is selected by a <011> on the mode pins (M2, M1, M0).



Figure 33: Synchronous Peripheral Mode Circuit Diagram

## **Express Mode**

Express mode is similar to Slave Serial mode, except that data is processed one byte per CCLK cycle instead of one bit per CCLK cycle. An external source is used to drive CCLK, while byte-wide data is loaded directly into the configuration data shift registers. A CCLK frequency of 10 MHz is equivalent to an 80 MHz serial rate, because eight bits of configuration data are loaded per CCLK cycle. Express mode does not support CRC error checking, but does support constant-field error checking.

In Express mode, an external signal drives the CCLK input of the FPGA device. The first byte of parallel configuration data must be available at the D inputs of the FPGA a short setup time before the second rising CCLK edge. Subsequent data bytes are clocked in on each consecutive rising CCLK edge.

If the first device is configured in Express mode, additional devices may be daisy-chained only if every device in the chain is also configured in Express mode. CCLK pins are tied together and D0-D7 pins are tied together for all devices along the chain. A status signal is passed from DOUT to CS1 of successive devices along the chain. The lead device in the chain has its CS1 input tied High (or floating, since there is an internal pullup). Frame data is accepted only when CS1 is High and the device's configu-

ration memory is not already full. The status <u>pin</u> DOUT is pulled Low two internal-oscillator cycles after INIT is recognized as High, and remains Low until the device's configuration memory is full. DOUT is then pulled High to signal the next device in the chain to accept the configuration data on the D0-D7 bus.

The DONE pins of all devices in the chain should be tied together, with one or more active internal pull-ups. If a large number of devices are included in the chain, deactivate some of the internal pull-ups, since the Low-driving DONE pin of the last device in the chain must sink the current from all pull-ups in the chain. The DONE pull-up is activated by default. It can be deactivated using an option in the bitstream generation software.

XC5200 devices in Express mode are always synchronized to DONE. The device becomes active after DONE goes High. DONE is an open-drain output. With the DONE pins tied together, therefore, the external DONE signal stays low until all devices are configured, then all devices in the daisy chain become active simultaneously. If the DONE pin of a device is left unconnected, the device becomes active as soon as that device has been configured.

Express mode is selected by a <010> on the mode pins (M2, M1, M0).



X6611\_01

Figure 37: Express Mode Circuit Diagram



#### **Pin Functions During Configuration** Table 13.

| CONFIGURATION MODE: <m2:m1:m0></m2:m1:m0> |                       |                       |                        |                        |                       |                    |            |  |  |
|---|-----------------------|-----------------------|------------------------|------------------------|-----------------------|--------------------|------------|--|--|
| SLAVE<br><1:1:1>                          | MASTER-SER<br><0:0:0> | SYN.PERIPH<br><0:1:1> | ASYN.PERIPH<br><1:0:1> | MASTER-HIGH<br><1:1:0> | MASTER-LOW<br><1:0:0> | EXPRESS<br><0:1:0> | OPERATION  |  |  |
|   | 1                     |                       | •                      | A16                    | A16                   |                    | GCK1-I/O   |  |  |
|   |                       |                       |                        | A17                    | A17                   |                    | I/O        |  |  |
| TDI                                       | TDI                   | TDI                   | TDI                    | TDI                    | TDI                   | TDI                | TDI-I/O    |  |  |
| TCK                                       | TCK                   | TCK                   | TCK                    | TCK                    | TCK                   | TCK                | TCK-I/O    |  |  |
| TMS                                       | TMS                   | TMS                   | TMS                    | TMS                    | TMS                   | TMS                | TMS-I/O    |  |  |
|   |                       |                       | ·                      |                        |                       |                    | I/O        |  |  |
| M1 (HIGH) (I)                             | M1 (LOW) (I)          | M1 (HIGH) (I)         | M1 (LOW) (I)           | M1 (HIGH) (I)          | M1 (LOW) (I)          | M1 (HIGH) (I)      | I/O        |  |  |
| M0 (HIGH) (I)                             | M0 (LOW) (I)          | M0 (HIGH) (I)         | M0 (HIGH) (I)          | M0 (LOW) (I)           | M0 (LOW) (I)          | M0 (LOW) (I)       | I/O        |  |  |
| M2 (HIGH) (I)                             | M2 (LOW) (I)          | M2 (LOW) (I)          | M2 (HIGH) (I)          | M2 (HIGH) (I)          | M2 (HIGH) (I)         | M2 (LOW) (I)       | I/O        |  |  |
|   |                       |                       |                        |                        |                       |                    | GCK2-I/O   |  |  |
| HDC (HIGH)                                | HDC (HIGH)            | HDC (HIGH)            | HDC (HIGH)             | HDC (HIGH)             | HDC (HIGH)            | HDC (HIGH)         | I/O        |  |  |
| LDC (LOW)                                 | LDC (LOW)             | LDC (LOW)             | LDC (LOW)              | LDC (LOW)              | LDC (LOW)             | LDC (LOW)          | I/O        |  |  |
| INIT-ERROR                                | INIT-ERROR            | INIT-ERROR            | INIT-ERROR             | INIT-ERROR             | INIT-ERROR            | INIT-ERROR         | I/O        |  |  |
|   |                       |                       |                        |                        |                       |                    | I/O        |  |  |
| DONE                                      | DONE                  | DONE                  | DONE                   | DONE                   | DONE                  | DONE               | DONE       |  |  |
| PROGRAM (I)                               | PROGRAM (I)           | PROGRAM (I)           | PROGRAM (I)            | PROGRAM (I)            | PROGRAM (I)           | PROGRAM (I)        | PROGRAM    |  |  |
|   |                       | DATA 7 (I)            | DATA 7 (I)             | DATA 7 (I)             | DATA 7 (I)            | DATA 7 (I)         | I/O        |  |  |
|   |                       |                       |                        | 1                      | T                     | T                  | GCK3-I/O   |  |  |
|   |                       | DATA 6 (I)            | DATA 6 (I)             | DATA 6 (I)             | DATA 6 (I)            | DATA 6 (I)         | I/O        |  |  |
|   |                       | DATA 5 (I)            | DATA 5 (I)             | DATA 5 (I)             | DATA 5 (I)            | DATA 5 (I)         | I/O        |  |  |
|   |                       |                       | CSO (I)                |                        |                       |                    | 1/0        |  |  |
|   |                       | DATA 4 (I)            | DATA 4 (I)             | DATA 4 (I)             | DATA 4 (I)            | DATA 4 (I)         | I/O        |  |  |
|   |                       | DATA 3 (I)            | DATA 3 (I)             | DATA 3 (I)             | DATA 3 (I)            | DATA 3 (I)         | I/O        |  |  |
|   |                       |                       | RS (I)                 |                        | //                    |                    | 1/0        |  |  |
|   |                       | DATA 2 (I)            | DATA 2 (I)             | DATA 2 (I)             | DATA 2 (I)            | DATA 2 (I)         | 1/0        |  |  |
|   |                       |                       |                        | DATA 1 (I)             | DATA 1 (I)            | DATA1(I)           | 1/0        |  |  |
|   |                       | RDY/BUSY              | RDY/BUSY               | RCLK                   | RCLK                  |                    | 1/0        |  |  |
| DIN (I)                                   | DIN (I)               |                       |                        |                        |                       |                    | 1/0        |  |  |
|   |                       |                       |                        |                        |                       |                    | 1/0        |  |  |
|   | CCLK (U)              |                       | CCLK (U)               | CCLK (U)               | CCLK (O)              |                    |            |  |  |
| TDO                                       | TDO                   | IDO                   |                        | 100                    | 1DO                   | 100                | 100-1/0    |  |  |
|   |                       |                       | VVS (I)                | AU                     | AU                    |                    |            |  |  |
|   |                       |                       | CS1 (I)                | A1                     | A1                    | CS1 (I)            | GCK4-I/O   |  |  |
|   |                       |                       | 031(1)                 | A2<br>A2               | A2                    |                    | 1/0        |  |  |
|   |                       |                       |                        | A3                     | AJ                    |                    | 1/0        |  |  |
|   |                       |                       |                        | Δ5                     | Δ5                    |                    | 1/0        |  |  |
|   |                       |                       |                        | A6                     | A6                    |                    | 1/0        |  |  |
|   |                       |                       |                        | Δ7                     | Δ7                    |                    | 1/0        |  |  |
|   |                       |                       |                        | Δ <u>Α</u>             | <u>A8</u>             |                    | 1/0        |  |  |
|   |                       |                       |                        | Α9                     | A9                    |                    | 1/O        |  |  |
|   |                       |                       |                        | A10                    | A10                   |                    | 1/O        |  |  |
|   |                       |                       |                        | A11                    | A11                   |                    | /O         |  |  |
|   |                       |                       |                        | A12                    | A12                   |                    |            |  |  |
|   |                       |                       |                        | A13                    | A13                   |                    | I/O        |  |  |
|   |                       |                       |                        | A14                    | A14                   |                    | /O         |  |  |
|   |                       |                       |                        | A15                    | A15                   |                    | I/O        |  |  |
|   |                       |                       |                        |                        |                       |                    | ALL OTHERS |  |  |

Notes: 1. A shaded table cell represents a 20-kΩ to 100-kΩ pull-up resistor before and during configuration.
2. (I) represents an input (O) represents an output.
3. INIT is an open-drain output during configuration.



## **XC5200 Switching Characteristics**

#### **Definition of Terms**

In the following tables, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or device families. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Specifications not identified as either Advance or Preliminary are to be considered Final.<sup>1</sup>

### **XC5200 Operating Conditions**

| Symbol           | Description  | Min  | Max             | Units           |
|------------------|--|------|-----------------|-----------------|
| V <sub>cc</sub>  | Supply voltage relative to GND Commercial: 0°C to 85°C junction    | 4.75 | 5.25            | V               |
|                  | Supply voltage relative to GND Industrial: -40°C to 100°C junction | 4.5  | 5.5             | V               |
| V <sub>IHT</sub> | High-level input voltage — TTL configuration                       | 2.0  | V <sub>cc</sub> | V               |
| V <sub>ILT</sub> | Low-level input voltage — TTL configuration                        | 0    | 0.8             | V               |
| V <sub>IHC</sub> | High-level input voltage — CMOS configuration                      | 70%  | 100%            | V <sub>cc</sub> |
| V <sub>ILC</sub> | Low-level input voltage — CMOS configuration                       | 0    | 20%             | V <sub>cc</sub> |
| T <sub>IN</sub>  | Input signal transition time                                       |      | 250             | ns              |

## **XC5200 DC Characteristics Over Operating Conditions**

| Symbol           | Description   | Min  | Max                | Units |
|------------------|---|------|--------------------|-------|
| V <sub>OH</sub>  | High-level output voltage @ I <sub>OH</sub> = -8.0 mA, V <sub>CC</sub> min              | 3.86 |                    | V     |
| V <sub>OL</sub>  | Low-level output voltage @ I <sub>OL</sub> = 8.0 mA, V <sub>CC</sub> max                |      | 0.4                | V     |
| I <sub>cco</sub> | Quiescent FPGA supply current (Note 1)  |      | 15                 | mA    |
| I <sub>IL</sub>  | Leakage current   | -10  | +10                | μΑ    |
| C <sub>IN</sub>  | Input capacitance (sample tested)   |      | 15                 | pF    |
| I <sub>RIN</sub> | Pad pull-up (when selected) @ $V_{IN} = 0V$ (sample tested)                             | 0.02 | 0.30               | mA    |
| Mate: 4          | With an evidence transferred all applicant at Visc as CNID, either TTL as CMOC is not a |      | a a safi as sua al |       |

Note: 1. With no output current loads, all package pins at Vcc or GND, either TTL or CMOS inputs, and the FPGA configured with a tie option.

## **XC5200 Absolute Maximum Ratings**

| Symbol           | Description  |                              | Units |
|------------------|--|------------------------------|-------|
| V <sub>cc</sub>  | Supply voltage relative to GND                           | -0.5 to +7.0                 | V     |
| V <sub>IN</sub>  | Input voltage with respect to GND                        | -0.5 to V <sub>CC</sub> +0.5 | V     |
| V <sub>TS</sub>  | Voltage applied to 3-state output                        | -0.5 to V <sub>CC</sub> +0.5 | V     |
| T <sub>STG</sub> | Storage temperature (ambient)                            | -65 to +150                  | °C    |
| T <sub>SOL</sub> | Maximum soldering temperature (10 s @ 1/16 in. = 1.5 mm) | +260                         | °C    |
| TJ               | Junction temperature in plastic packages                 | +125                         | °C    |
|                  | Junction temperature in ceramic packages                 | +150                         | °C    |

**Note:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

1. Notwithstanding the definition of the above terms, all specifications are subject to change without notice.



## **XC5200 CLB Switching Characteristic Guidelines**

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used in the simulator.

| Speed                                       | d Grade            | -6          |             | -5          |             | -4          |             | Ŷ           | 3           |
|---|--------------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| Description                                 | Symbol             | Min<br>(ns) | Max<br>(ns) | Min<br>(ns) | Max<br>(ns) | Min<br>(ns) | Max<br>(ns) | Min<br>(ns) | Max<br>(ns) |
| Combinatorial Delays                        |                    |             |             |             |             |             |             |             |             |
| F inputs to X output                        | T <sub>IIO</sub>   |             | 5.6         |             | 4.6         |             | 3.8         |             | 3.0         |
| F inputs via transparent latch to Q         | T <sub>ITO</sub>   |             | 8.0         |             | 6.6         |             | 5.4         |             | 4.3         |
| DI inputs to DO output (Logic-Cell          | T <sub>IDO</sub>   |             | 4.3         |             | 3.5         |             | 2.8         |             | 2.4         |
| Feedthrough)                                |                    |             |             |             |             |             |             |             |             |
| F inputs via F5_MUX to DO output            | T <sub>IMO</sub>   |             | 7.2         |             | 5.8         |             | 5.0         |             | 4.3         |
| Carry Delays                                |                    |             |             |             |             |             |             |             |             |
| Incremental delay per bit                   | T <sub>CY</sub>    |             | 0.7         |             | 0.6         |             | 0.5         |             | 0.5         |
| Carry-in overhead from DI                   | T <sub>CYDI</sub>  |             | 1.8         |             | 1.6         |             | 1.5         |             | 1.4         |
| Carry-in overhead from F                    | T <sub>CYL</sub>   |             | 3.7         |             | 3.2         |             | 2.9         |             | 2.4         |
| Carry-out overhead to DO                    | T <sub>CYO</sub>   |             | 4.0         |             | 3.2         |             | 2.5         |             | 2.1         |
| Sequential Delays                           |                    |             |             |             |             |             |             |             |             |
| Clock (CK) to out (Q) (Flip-Flop)           | Тско               |             | 5.8         |             | 4.9         |             | 4.0         |             | 4.0         |
| Gate (Latch enable) going active to out (Q) | T <sub>GO</sub>    |             | 9.2         |             | 7.4         |             | 5.9         |             | 5.5         |
| Set-up Time Before Clock (CK)               |                    |             |             |             |             |             |             |             |             |
| F inputs                                    | Т <sub>ICK</sub>   | 2.3         |             | 1.8         |             | 1.4         |             | 1.3         |             |
| F inputs via F5_MUX                         | T <sub>MICK</sub>  | 3.8         |             | 3.0         |             | 2.5         |             | 2.4         |             |
| DI input                                    | T <sub>DICK</sub>  | 0.8         |             | 0.5         |             | 0.4         |             | 0.4         |             |
| CE input                                    | T <sub>EICK</sub>  | 1.6         |             | 1.2         |             | 0.9         |             | 0.9         |             |
| Hold Times After Clock (CK)                 |                    |             |             |             |             |             |             |             |             |
| F inputs                                    | Тскі               | 0           |             | 0           |             | 0           |             | 0           |             |
| F inputs via F5_MUX                         | Тскмі              | 0           |             | 0           |             | 0           |             | 0           |             |
| DI input                                    | T <sub>CKDI</sub>  | 0           |             | 0           |             | 0           |             | 0           |             |
| CE input                                    | T <sub>CKEI</sub>  | 0           |             | 0           |             | 0           |             | 0           |             |
| Clock Widths                                |                    |             |             |             |             |             |             |             |             |
| Clock High Time                             | T <sub>CH</sub>    | 6.0         |             | 6.0         |             | 6.0         |             | 6.0         |             |
| Clock Low Time                              | T <sub>CL</sub>    | 6.0         |             | 6.0         |             | 6.0         |             | 6.0         |             |
| Toggle Frequency (MHz) (Note 3)             | F <sub>TOG</sub>   |             | 83          |             | 83          |             | 83          |             | 83          |
| Reset Delays                                |                    |             |             |             |             |             |             |             |             |
| Width (High)                                | T <sub>CLRW</sub>  | 6.0         |             | 6.0         |             | 6.0         |             | 6.0         |             |
| Delay from CLR to Q (Flip-Flop)             | T <sub>CLR</sub>   |             | 7.7         |             | 6.3         |             | 5.1         |             | 4.0         |
| Delay from CLR to Q (Latch)                 | T <sub>CLRL</sub>  |             | 6.5         |             | 5.2         |             | 4.2         |             | 3.0         |
| Global Reset Delays                         |                    |             |             |             |             |             |             |             |             |
| Width (High)                                | T <sub>GCLRW</sub> | 6.0         |             | 6.0         |             | 6.0         |             | 6.0         |             |
| Delay from internal GR to Q                 | T <sub>GCLR</sub>  |             | 14.7        |             | 12.1        |             | 9.1         |             | 8.0         |

Note: 1. The CLB K to Q output delay (T<sub>CKO</sub>) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data In hold-time requirement (T<sub>CKDI</sub>) of any CLB on the same die.
2. Timing is based upon the XC5215 device. For other devices, see Timing Calculator.

3. Maximum flip-flop toggle rate for export control purposes.

## XC5200 Boundary Scan (JTAG) Switching Characteristic Guidelines

The following guidelines reflect worst-case values over the recommended operating conditions. They are expressed in units of nanoseconds and apply to all XC5200 devices unless otherwise noted.

| Speed G                                  | Speed Grade         |      | -6   |      | -5   |      | -4   |      | -3   |  |
|--|---------------------|------|------|------|------|------|------|------|------|--|
| Description                              | Symbol              | Min  | Max  | Min  | Max  | Min  | Max  | Min  | Max  |  |
| Setup and Hold                           |                     |      |      |      |      |      |      |      |      |  |
| Input (TDI) to clock (TCK)<br>setup time | T <sub>TDITCK</sub> | 30.0 |      | 30.0 |      | 30.0 |      | 30.0 |      |  |
| Input (TDI) to clock (TCK)<br>hold time  | Т <sub>ТСКТОІ</sub> | 0    |      | 0    |      | 0    |      | 0    |      |  |
| Input (TMS) to clock (TCK)<br>setup time | T <sub>TMSTCK</sub> | 15.0 |      | 15.0 |      | 15.0 |      | 15.0 |      |  |
| Input (TMS) to clock (TCK)<br>hold time  | Т <sub>ТСКТМЅ</sub> | 0    |      | 0    |      | 0    |      | 0    |      |  |
| Propagation Delay                        |                     |      |      |      |      |      |      |      |      |  |
| Clock (TCK) to Pad (TDO)                 | T <sub>TCKPO</sub>  |      | 30.0 |      | 30.0 |      | 30.0 |      | 30.0 |  |
| Clock                                    |                     |      |      |      |      |      |      |      |      |  |
| Clock (TCK) High                         | Т <sub>ТСКН</sub>   | 30.0 |      | 30.0 |      | 30.0 |      | 30.0 |      |  |
| Clock (TCK) Low                          | T <sub>TCKL</sub>   | 30.0 |      | 30.0 |      | 30.0 |      | 30.0 |      |  |
| F <sub>MAX</sub> (MHz)                   | F <sub>MAX</sub>    |      | 10.0 |      | 10.0 |      | 10.0 |      | 10.0 |  |

Note 1: Input pad setup and hold times are specified with respect to the internal clock.



## **Device-Specific Pinout Tables**

Device-specific tables include all packages for each XC5200-Series device. They follow the pad locations around the die, and include boundary scan register locations.

#### **Pin Locations for XC5202 Devices**

The following table may contain pinout information for unsupported device/package combinations. Please see the availability charts elsewhere in the XC5200 Series data sheet for availability information.

| Pin | Description     | VQ64* | PC84 | PQ100 | VQ100 | TQ144 | PG156 | Boundary Scan Order |
|-----|-----------------|-------|------|-------|-------|-------|-------|---------------------|
|     | VCC             | -     | 2    | 92    | 89    | 128   | H3    | -                   |
| 1.  | I/O (A8)        | 57    | 3    | 93    | 90    | 129   | H1    | 51                  |
| 2.  | I/O (A9)        | 58    | 4    | 94    | 91    | 130   | G1    | 54                  |
| 3.  | I/O             | -     | -    | 95    | 92    | 131   | G2    | 57                  |
| 4.  | I/O             | -     | -    | 96    | 93    | 132   | G3    | 63                  |
| 5.  | I/O (A10)       | -     | 5    | 97    | 94    | 133   | F1    | 66                  |
| 6.  | I/O (A11)       | 59    | 6    | 98    | 95    | 134   | F2    | 69                  |
|     | GND             | -     | -    | -     | -     | 137   | F3    | -                   |
| 7.  | I/O (A12)       | 60    | 7    | 99    | 96    | 138   | E3    | 78                  |
| 8.  | I/O (A13)       | 61    | 8    | 100   | 97    | 139   | C1    | 81                  |
| 9.  | I/O (A14)       | 62    | 9    | 1     | 98    | 142   | B1    | 90                  |
| 10. | I/O (A15)       | 63    | 10   | 2     | 99    | 143   | B2    | 93                  |
|     | VCC             | 64    | 11   | 3     | 100   | 144   | C3    | -                   |
|     | GND             | -     | 12   | 4     | 1     | 1     | C4    | -                   |
| 11. | GCK1 (A16, I/O) | 1     | 13   | 5     | 2     | 2     | B3    | 102                 |
| 12. | I/O (A17)       | 2     | 14   | 6     | 3     | 3     | A1    | 105                 |
| 13. | I/O (TDI)       | 3     | 15   | 7     | 4     | 6     | B4    | 111                 |
| 14. | I/O (TCK)       | 4     | 16   | 8     | 5     | 7     | A3    | 114                 |
|     | GND             | -     | -    | -     | -     | 8     | C6    | -                   |
| 15. | I/O (TMS)       | 5     | 17   | 9     | 6     | 11    | A5    | 117                 |
| 16. | I/O             | 6     | 18   | 10    | 7     | 12    | C7    | 123                 |
| 17. | I/O             | -     | -    | -     | -     | 13    | B7    | 126                 |
| 18. | I/O             | -     | -    | 11    | 8     | 14    | A6    | 129                 |
| 19. | I/O             | -     | 19   | 12    | 9     | 15    | A7    | 135                 |
| 20. | I/O             | 7     | 20   | 13    | 10    | 16    | A8    | 138                 |
|     | GND             | 8     | 21   | 14    | 11    | 17    | C8    | -                   |
|     | VCC             | 9     | 22   | 15    | 12    | 18    | B8    | -                   |
| 21. | I/O             | -     | 23   | 16    | 13    | 19    | C9    | 141                 |
| 22. | I/O             | 10    | 24   | 17    | 14    | 20    | B9    | 147                 |
| 23. | I/O             |       | -    | 18    | 15    | 21    | A9    | 150                 |
| 24. | I/O             |       | -    | -     | -     | 22    | B10   | 153                 |
| 25. | I/O             | -     | 25   | 19    | 16    | 23    | C10   | 159                 |
| 26. | I/O             | 11    | 26   | 20    | 17    | 24    | A10   | 162                 |
|     | GND             |       | -    | -     | -     | 27    | C11   | -                   |
| 27. | I/O             | 12    | 27   | 21    | 18    | 28    | B12   | 165                 |
| 28. | I/O             |       | -    | 22    | 19    | 29    | A13   | 171                 |
| 29. | I/O             | 13    | 28   | 23    | 20    | 32    | B13   | 174                 |
| 30. | I/O             | 14    | 29   | 24    | 21    | 33    | B14   | 177                 |
| 31. | M1 (I/O)        | 15    | 30   | 25    | 22    | 34    | A15   | 186                 |
|     | GND             | -     | 31   | 26    | 23    | 35    | C13   | -                   |
| 32. | M0 (I/O)        | 16    | 32   | 27    | 24    | 36    | A16   | 189                 |
|     | VCC             | -     | 33   | 28    | 25    | 37    | C14   | -                   |
| 33. | M2 (I/O)        | 17    | 34   | 29    | 26    | 38    | B15   | 192                 |
| 34. | GCK2 (I/O)      | 18    | 35   | 30    | 27    | 39    | B16   | 195                 |



#### **XC5200 Series Field Programmable Gate Arrays**

| Pin | Description    | VQ64* | PC84 | PQ100 | VQ100 | TQ144 | PG156 | Boundary Scan Order |
|-----|----------------|-------|------|-------|-------|-------|-------|---------------------|
|     | CCLK           | 48    | 73   | 77    | 74    | 107   | R2    | -                   |
|     | VCC            | -     | 74   | 78    | 75    | 108   | P3    | -                   |
| 74. | I/O (TDO)      | 49    | 75   | 79    | 76    | 109   | T1    | 0                   |
|     | GND            | -     | 76   | 80    | 77    | 110   | N3    | -                   |
| 75. | I/O (A0, WS)   | 50    | 77   | 81    | 78    | 111   | R1    | 9                   |
| 76. | GCK4 (A1, I/O) | 51    | 78   | 82    | 79    | 112   | P2    | 15                  |
| 77. | I/O (A2, CS1)  | 52    | 79   | 83    | 80    | 115   | P1    | 18                  |
| 78. | I/O (A3)       | -     | 80   | 84    | 81    | 116   | N1    | 21                  |
|     | GND            | -     | -    | -     | -     | 118   | L3    | -                   |
| 79. | I/O (A4)       | -     | 81   | 85    | 82    | 121   | K3    | 27                  |
| 80. | I/O (A5)       | 53    | 82   | 86    | 83    | 122   | K2    | 30                  |
| 81. | I/O            | -     | -    | 87    | 84    | 123   | K1    | 33                  |
| 82. | I/O            | -     | -    | 88    | 85    | 124   | J1    | 39                  |
| 83. | I/O (A6)       | 54    | 83   | 89    | 86    | 125   | J2    | 42                  |
| 84. | I/O (A7)       | 55    | 84   | 90    | 87    | 126   | J3    | 45                  |
|     | GND            | 56    | 1    | 91    | 88    | 127   | H2    | -                   |

\* VQ64 package supports Master Serial, Slave Serial, and Express configuration modes only.

## Additional No Connect (N.C.) Connections on TQ144 Package

| TQ144 |    |    |    |     |     |  |  |  |  |  |
|-------|----|----|----|-----|-----|--|--|--|--|--|
| 135   | 9  | 41 | 67 | 98  | 117 |  |  |  |  |  |
| 136   | 10 | 42 | 68 | 99  | 119 |  |  |  |  |  |
| 140   | 25 | 46 | 77 | 103 | 120 |  |  |  |  |  |
| 141   | 26 | 47 | 78 | 104 |     |  |  |  |  |  |
| 4     | 30 | 62 | 82 | 113 |     |  |  |  |  |  |
| 5     | 31 | 63 | 83 | 114 |     |  |  |  |  |  |

**Notes:** Boundary Scan Bit 0 = TDO.T Boundary Scan Bit 1 = TDO.O

Boundary Scan Bit 1056 = BSCAN.UPD

## Pin Locations for XC5204 Devices

The following table may contain pinout information for unsupported device/package combinations. Please see the availability charts elsewhere in the XC5200 Series data sheet for availability information.

| Pin | Description | PC84 | PQ100 | VQ100 | TQ144 | PG156 | PQ160 | Boundary Scan Order |
|-----|-------------|------|-------|-------|-------|-------|-------|---------------------|
|     | VCC         | 2    | 92    | 89    | 128   | H3    | 142   | -                   |
| 1.  | I/O (A8)    | 3    | 93    | 90    | 129   | H1    | 143   | 78                  |
| 2.  | I/O (A9)    | 4    | 94    | 91    | 130   | G1    | 144   | 81                  |
| 3.  | I/O         | -    | 95    | 92    | 131   | G2    | 145   | 87                  |
| 4.  | I/O         | -    | 96    | 93    | 132   | G3    | 146   | 90                  |
| 5.  | I/O (A10)   | 5    | 97    | 94    | 133   | F1    | 147   | 93                  |
| 6.  | I/O (A11)   | 6    | 98    | 95    | 134   | F2    | 148   | 99                  |
| 7.  | I/O         | -    | -     | -     | 135   | E1    | 149   | 102                 |
| 8.  | I/O         | -    | -     | -     | 136   | E2    | 150   | 105                 |
|     | GND         | -    | -     | -     | 137   | F3    | 151   | -                   |
| 9.  | I/O         | -    | -     | -     | -     | D1    | 152   | 111                 |
| 10. | I/O         | -    | -     | -     | -     | D2    | 153   | 114                 |
| 11. | I/O (A12)   | 7    | 99    | 96    | 138   | E3    | 154   | 117                 |
| 12. | I/O (A13)   | 8    | 100   | 97    | 139   | C1    | 155   | 123                 |
| 13. | I/O         | -    | -     | -     | 140   | C2    | 156   | 126                 |



## Pin Locations for XC5206 Devices

The following table may contain pinout information for unsupported device/package combinations. Please see the availability charts elsewhere in the XC5200 Series data sheet for availability information.

| Pin | Description     | PC84 | PQ100 | VQ100 | TQ144 | PQ160 | TQ176 | PG191 | PQ208 | Boundary Scan Order |
|-----|-----------------|------|-------|-------|-------|-------|-------|-------|-------|---------------------|
|     | VCC             | 2    | 92    | 89    | 128   | 142   | 155   | J4    | 183   | -                   |
| 1.  | I/O (A8)        | 3    | 93    | 90    | 129   | 143   | 156   | J3    | 184   | 87                  |
| 2.  | I/O (A9)        | 4    | 94    | 91    | 130   | 144   | 157   | J2    | 185   | 90                  |
| 3.  | I/O             | -    | 95    | 92    | 131   | 145   | 158   | J1    | 186   | 93                  |
| 4.  | I/O             | -    | 96    | 93    | 132   | 146   | 159   | H1    | 187   | 99                  |
| 5.  | I/O             | -    | -     | -     | -     | -     | 160   | H2    | 188   | 102                 |
| 6.  | I/O             | -    | -     | -     | -     | -     | 161   | H3    | 189   | 105                 |
| 7.  | I/O (A10)       | 5    | 97    | 94    | 133   | 147   | 162   | G1    | 190   | 111                 |
| 8.  | I/O (A11)       | 6    | 98    | 95    | 134   | 148   | 163   | G2    | 191   | 114                 |
| 9.  | I/O             | -    | -     | -     | 135   | 149   | 164   | F1    | 192   | 117                 |
| 10. | I/O             | -    | -     | -     | 136   | 150   | 165   | E1    | 193   | 123                 |
|     | GND             | -    | -     | -     | 137   | 151   | 166   | G3    | 194   | -                   |
| 11. | I/O             | -    | -     | -     | -     | 152   | 168   | C1    | 197   | 126                 |
| 12. | I/O             | -    | -     | -     | -     | 153   | 169   | E2    | 198   | 129                 |
| 13. | I/O (A12)       | 7    | 99    | 96    | 138   | 154   | 170   | F3    | 199   | 138                 |
| 14. | I/O (A13)       | 8    | 100   | 97    | 139   | 155   | 171   | D2    | 200   | 141                 |
| 15. | I/O             | -    | -     | -     | 140   | 156   | 172   | B1    | 201   | 150                 |
| 16. | I/O             | -    | -     | -     | 141   | 157   | 173   | E3    | 202   | 153                 |
| 17. | I/O (A14)       | 9    | 1     | 98    | 142   | 158   | 174   | C2    | 203   | 162                 |
| 18. | I/O (A15)       | 10   | 2     | 99    | 143   | 159   | 175   | B2    | 204   | 165                 |
|     | VCC             | 11   | 3     | 100   | 144   | 160   | 176   | D3    | 205   | -                   |
|     | GND             | 12   | 4     | 1     | 1     | 1     | 1     | D4    | 2     | -                   |
| 19. | GCK1 (A16, I/O) | 13   | 5     | 2     | 2     | 2     | 2     | C3    | 4     | 174                 |
| 20. | I/O (A17)       | 14   | 6     | 3     | 3     | 3     | 3     | C4    | 5     | 177                 |
| 21. | I/O             | -    | -     | -     | 4     | 4     | 4     | B3    | 6     | 183                 |
| 22. | I/O             | -    | -     | -     | 5     | 5     | 5     | C5    | 7     | 186                 |
| 23. | I/O (TDI)       | 15   | 7     | 4     | 6     | 6     | 6     | A2    | 8     | 189                 |
| 24. | I/O (TCK)       | 16   | 8     | 5     | 7     | 7     | 7     | B4    | 9     | 195                 |
| 25. | I/O             | -    | -     | -     | -     | 8     | 8     | C6    | 10    | 198                 |
| 26. | I/O             | -    | -     | -     | -     | 9     | 9     | A3    | 11    | 201                 |
|     | GND             | -    | -     | -     | 8     | 10    | 10    | C7    | 14    | -                   |
| 27. | I/O             | -    | -     | -     | 9     | 11    | 11    | A4    | 15    | 207                 |
| 28. | I/O             | -    | -     | -     | 10    | 12    | 12    | A5    | 16    | 210                 |
| 29. | I/O (TMS)       | 17   | 9     | 6     | 11    | 13    | 13    | B7    | 17    | 213                 |
| 30. | I/O             | 18   | 10    | 7     | 12    | 14    | 14    | A6    | 18    | 219                 |
| 31. | I/O             | -    | -     | -     | -     | -     | 15    | C8    | 19    | 222                 |
| 32. | I/O             | -    | -     | -     | -     | -     | 16    | A7    | 20    | 225                 |
| 33. | I/O             | -    | -     | -     | 13    | 15    | 17    | B8    | 21    | 234                 |
| 34. | I/O             | -    | 11    | 8     | 14    | 16    | 18    | A8    | 22    | 237                 |
| 35. | I/O             | 19   | 12    | 9     | 15    | 17    | 19    | B9    | 23    | 246                 |
| 36. | I/O             | 20   | 13    | 10    | 16    | 18    | 20    | C9    | 24    | 249                 |
|     | GND             | 21   | 14    | 11    | 17    | 19    | 21    | D9    | 25    | -                   |
|     | VCC             | 22   | 15    | 12    | 18    | 20    | 22    | D10   | 26    | -                   |
| 37. | I/O             | 23   | 16    | 13    | 19    | 21    | 23    | C10   | 27    | 255                 |
| 38. | I/O             | 24   | 17    | 14    | 20    | 22    | 24    | B10   | 28    | 258                 |
| 39. | I/O             | -    | 18    | 15    | 21    | 23    | 25    | A9    | 29    | 261                 |
| 40. | I/O             | -    | -     | -     | 22    | 24    | 26    | A10   | 30    | 267                 |
| 41. | I/O             | -    | -     | -     | -     | -     | 27    | A11   | 31    | 270                 |

## XC5200 Series Field Programmable Gate Arrays

## **∑**XILINX<sup>®</sup>

| Pin | Description     | PQ160 | HQ208 | HQ240 | PG299 | BG225 | BG352 | Boundary Scan Order |
|-----|-----------------|-------|-------|-------|-------|-------|-------|---------------------|
| 8.  | I/O (A11)       | 148   | 191   | 221   | J3    | B6    | B16   | 165                 |
| 9.  | I/O             | -     | -     | -     | H2    | -     | C17   | 171                 |
| 10. | I/O             | -     | -     | -     | G1    | -     | B18   | 174                 |
|     | VCC             | -     | -     | 222   | E1    | VCC*  | VCC*  | -                   |
| 11. | I/O             | -     | -     | 223   | H3    | C6    | C18   | 177                 |
| 12. | I/O             | -     | -     | 224   | G2    | F7    | D17   | 183                 |
| 13. | I/O             | 149   | 192   | 225   | H4    | A5    | A20   | 186                 |
| 14. | I/O             | 150   | 193   | 226   | F2    | B5    | B19   | 189                 |
|     | GND             | 151   | 194   | 227   | F1    | GND*  | GND*  | -                   |
| 15. | I/O             | -     | -     | -     | H5    | -     | C19   | 195                 |
| 16. | I/O             | -     | -     | -     | G3    | -     | D18   | 198                 |
| 17. | I/O             | -     | 195   | 228   | D1    | D6    | A21   | 201                 |
| 18. | I/O             | -     | 196   | 229   | G4    | C5    | B20   | 207                 |
| 19. | I/O             | 152   | 197   | 230   | E2    | A4    | C20   | 210                 |
| 20. | I/O             | 153   | 198   | 231   | F3    | E6    | B21   | 213                 |
| 21. | I/O (A12)       | 154   | 199   | 232   | G5    | B4    | B22   | 219                 |
| 22. | I/O (A13)       | 155   | 200   | 233   | C1    | D5    | C21   | 222                 |
| 23. | I/O             | -     | -     | -     | F4    | -     | D20   | 225                 |
| 24. | I/O             | -     | -     | -     | E3    | -     | A23   | 234                 |
| 25. | I/O             | -     | -     | 234   | D2    | A3    | D21   | 237                 |
| 26. | I/O             | -     | -     | 235   | C2    | C4    | C22   | 243                 |
| 27. | I/O             | 156   | 201   | 236   | F5    | B3    | B24   | 246                 |
| 28. | I/O             | 157   | 202   | 237   | E4    | F6    | C23   | 249                 |
| 29. | I/O (A14)       | 158   | 203   | 238   | D3    | A2    | D22   | 258                 |
| 30. | I/O (A15)       | 159   | 204   | 239   | C3    | C3    | C24   | 261                 |
|     | VCC             | 160   | 205   | 240   | A2    | VCC*  | VCC*  | -                   |
|     | GND             | 1     | 2     | 1     | B1    | GND*  | GND*  | -                   |
| 31. | GCK1 (A16, I/O) | 2     | 4     | 2     | D4    | D4    | D23   | 270                 |
| 32. | I/O (A17)       | 3     | 5     | 3     | B2    | B1    | C25   | 273                 |
| 33. | I/O             | 4     | 6     | 4     | B3    | C2    | D24   | 279                 |
| 34. | I/O             | 5     | 7     | 5     | E6    | E5    | E23   | 282                 |
| 35. | I/O (TDI)       | 6     | 8     | 6     | D5    | D3    | C26   | 285                 |
| 36. | I/O (TCK)       | 7     | 9     | 7     | C4    | C1    | E24   | 294                 |
| 37. | I/O             | -     | -     | -     | A3    | -     | F24   | 297                 |
| 38. | I/O             | -     | -     | -     | D6    | -     | E25   | 303                 |
| 39. | I/O             | 8     | 10    | 8     | E7    | D2    | D26   | 306                 |
| 40. | I/O             | 9     | 11    | 9     | B4    | G6    | G24   | 309                 |
| 41. | I/O             | -     | 12    | 10    | C5    | E4    | F25   | 315                 |
| 42. | I/O             | -     | 13    | 11    | A4    | D1    | F26   | 318                 |
| 43. | I/O             | -     | -     | 12    | D7    | E3    | H23   | 321                 |
| 44. | I/O             | -     | -     | 13    | C6    | E2    | H24   | 327                 |
| 45. | I/O             | -     | -     | -     | E8    | -     | G25   | 330                 |
| 46. | I/O             | -     | -     | -     | B5    | -     | G26   | 333                 |
|     | GND             | 10    | 14    | 14    | A5    | GND*  | GND*  | -                   |
| 47. | I/O             | 11    | 15    | 15    | B6    | F5    | J23   | 339                 |
| 48. | I/O             | 12    | 16    | 16    | D8    | E1    | J24   | 342                 |
| 49. | I/O (TMS)       | 13    | 17    | 17    | C7    | F4    | H25   | 345                 |
| 50. | I/O             | 14    | 18    | 18    | B7    | F3    | K23   | 351                 |
|     | VCC             | -     | -     | 19    | A6    | VCC*  | VCC*  | -                   |
| 51. | I/O             | -     | -     | 20    | C8    | F2    | L24   | 354                 |
| 52. | I/O             | -     | -     | 21    | E9    | F1    | K25   | 357                 |
| 53. | I/O             | -     | -     | -     | B8    | -     | L25   | 363                 |



## XC5200 Series Field Programmable Gate Arrays

| Pin  | Description | PQ160 | HQ208 | HQ240 | PG299      | BG225 | BG352      | Boundary Scan Order |
|------|-------------|-------|-------|-------|------------|-------|------------|---------------------|
| 146. | I/O         | -     | -     | -     | R17        | -     | AD6        | 750                 |
| 147. | I/O         | -     | -     | -     | T18        | -     | AC7        | 756                 |
| 148. | I/O         | 73    | 95    | 113   | U19        | R13   | AF4        | 759                 |
| 149. | I/O         | 74    | 96    | 114   | V19        | N12   | AF3        | 768                 |
| 150. | I/O         | 75    | 97    | 115   | R16        | P13   | AD5        | 771                 |
| 151. | I/O         | 76    | 98    | 116   | T17        | K10   | AE3        | 774                 |
| 152. | I/O         | 77    | 99    | 117   | U18        | R14   | AD4        | 780                 |
| 153. | I/O         | 78    | 100   | 118   | X20        | N13   | AC5        | 783                 |
|      | GND         | 79    | 101   | 119   | W20        | GND*  | GND*       | _                   |
|      | DONE        | 80    | 103   | 120   | V18        | P14   | AD3        | _                   |
|      | VCC         | 81    | 106   | 121   | X19        | VCC*  | VCC*       | _                   |
|      | PROG        | 82    | 108   | 122   | U17        | M12   | AC4        | -                   |
| 154. | I/O (D7)    | 83    | 109   | 123   | W19        | P15   | AD2        | 792                 |
| 155  | GCK3 (I/O)  | 84    | 110   | 124   | W18        | N14   | AC3        | 795                 |
| 156  |             | 85    | 111   | 125   | T15        | 111   | ΔB4        | 804                 |
| 150. | 1/0         | 86    | 112   | 120   | 110        | M13   |            | 807                 |
| 157. | 1/0         |       | -     | 120   | V17        | N15   |            | 810                 |
| 150. | 1/0         | -     | _     | 127   | V17<br>V19 | M14   | AA3        | 816                 |
| 159. | 1/0         | -     | -     | 120   | 1115       | 10114 | AR3<br>AR2 | 810                 |
| 100. | 1/0         | -     | -     | -     | U13<br>T14 | -     | ADZ        | 019                 |
| 101. |             | - 07  | -     | -     | 114        | -     | ACT        | 020                 |
| 162. | I/O (D6)    | 87    | 113   | 129   | VV17       | J10   | ¥3         | 831                 |
| 163. | 1/0         | 88    | 114   | 130   | V16        | LIZ   | AAZ        | 834                 |
| 164. | 1/0         | 89    | 115   | 131   | X17        | M15   | AA1        | 840                 |
| 165. | 1/0         | 90    | 116   | 132   | U14        | L13   | VV4        | 843                 |
| 166. | 1/0         | -     | 11/   | 133   | V15        | L14   | W3         | 846                 |
| 167. | 1/0         | -     | 118   | 134   | 113        | K11   | Y2         | 852                 |
| 168. | 1/0         | -     | -     | -     | W16        | -     | Y1         | 855                 |
| 169. | 1/0         | -     | -     | -     | W15        | -     | V4         | 858                 |
|      | GND         | 91    | 119   | 135   | X16        | GND*  | GND*       | -                   |
| 170. | 1/0         | -     | -     | 136   | U13        | L15   | V3         | 864                 |
| 171. | 1/0         | -     | -     | 137   | V14        | K12   | W2         | 867                 |
| 172. | 1/0         | 92    | 120   | 138   | W14        | K13   | 04         | 870                 |
| 173. | 1/0         | 93    | 121   | 139   | V13        | K14   | U3         | 876                 |
|      | VCC         | -     | -     | 140   | X15        | VCC*  | VCC*       | -                   |
| 174. | I/O (D5)    | 94    | 122   | 141   | T12        | K15   | V2         | 879                 |
| 175. | I/O (CS0)   | 95    | 123   | 142   | X14        | J12   | V1         | 882                 |
| 176. | 1/0         | -     | -     | -     | X13        | -     | T1         | 888                 |
| 177. | 1/0         | -     | -     | -     | V12        | -     | R4         | 891                 |
| 178. | I/O         | -     | 124   | 144   | W12        | J13   | R3         | 894                 |
| 179. | I/O         | -     | 125   | 145   | T11        | J14   | R2         | 900                 |
| 180. | I/O         | 96    | 126   | 146   | X12        | J15   | R1         | 903                 |
| 181. | I/O         | 97    | 127   | 147   | U11        | J11   | P3         | 906                 |
| 182. | I/O (D4)    | 98    | 128   | 148   | V11        | H13   | P2         | 912                 |
| 183. | I/O         | 99    | 129   | 149   | W11        | H14   | P1         | 915                 |
|      | VCC         | 100   | 130   | 150   | X10        | VCC*  | VCC*       | -                   |
|      | GND         | 101   | 131   | 151   | X11        | GND*  | GND*       | -                   |
| 184. | I/O (D3)    | 102   | 132   | 152   | W10        | H12   | N2         | 924                 |
| 185. | I/O (RS)    | 103   | 133   | 153   | V10        | H11   | N4         | 927                 |
| 186. | I/O         | 104   | 134   | 154   | T10        | G14   | N3         | 936                 |
| 187. | I/O         | 105   | 135   | 155   | U10        | G15   | M1         | 939                 |
| 188. | I/O         | -     | 136   | 156   | X9         | G13   | M2         | 942                 |
| 189. | I/O         | -     | 137   | 157   | W9         | G12   | M3         | 948                 |