



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                             |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Not For New Designs                                                                                                                         |
| Core Processor             | 8051                                                                                                                                        |
| Core Size                  | 8-Bit                                                                                                                                       |
| Speed                      | 25MHz                                                                                                                                       |
| Connectivity               | CANbus, EBI/EMI, SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART                                                                           |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT                                                                                          |
| Number of I/O              | 32                                                                                                                                          |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                       |
| EEPROM Size                | -                                                                                                                                           |
| RAM Size                   | 4.25K x 8                                                                                                                                   |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V                                                                                                                                 |
| Data Converters            | A/D 8x8b, 13x12b; D/A 2x10b, 2x12b                                                                                                          |
| Oscillator Type            | Internal                                                                                                                                    |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                           |
| Mounting Type              | Surface Mount                                                                                                                               |
| Package / Case             | 64-TQFP                                                                                                                                     |
| Supplier Device Package    | 64-TQFP (10x10)                                                                                                                             |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/c8051f041-gq">https://www.e-xfl.com/product-detail/silicon-labs/c8051f041-gq</a> |

## 1.4. Programmable Digital I/O and Crossbar

The standard 8051 Ports (0, 1, 2, and 3) are available on the MCUs. The C8051F040/2/4/6 have 4 additional 8-bit ports (4, 5, 6, and 7) for a total of 64 general-purpose I/O Ports. The Ports behave like the standard 8051 with a few enhancements.

Each port pin can be configured as either a push-pull or open-drain output. Also, the "weak pullups" which are normally fixed on an 8051 can be globally disabled, providing additional power saving capabilities for low-power applications.

Perhaps the most unique enhancement is the Digital Crossbar. This is essentially a large digital switching network that allows mapping of internal digital system resources to Port I/O pins on P0, P1, P2, and P3 (See Figure 1.9). Unlike microcontrollers with standard multiplexed digital I/O ports, all combinations of functions are supported with all package options offered.

The on-chip counter/timers, serial buses, HW interrupts, ADC Start of Conversion input, comparator outputs, and other digital signals in the controller can be configured to appear on the Port I/O pins specified in the Crossbar Control registers. This allows the user to select the exact mix of general purpose Port I/O and digital resources needed for the particular application.




Figure 1.9. Digital Crossbar Diagram

# C8051F040/1/2/3/4/5/6/7

## 1.5. Programmable Counter Array

The C8051F04x MCU family includes an on-board Programmable Counter/Timer Array (PCA) in addition to the five 16-bit general purpose counter/timers. The PCA consists of a dedicated 16-bit counter/timer time base with six programmable capture/compare modules. The timebase is clocked from one of six sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflow, an External Clock Input (ECI pin), the system clock, or the external oscillator source divided by 8.

Each capture/compare module can be configured to operate in one of six modes: Edge-Triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. The PCA Capture/Compare Module I/O and External Clock Input are routed to the MCU Port I/O via the Digital Crossbar.




Figure 1.10. PCA Block Diagram


## SFR Definition 5.6. ADC0CN: ADC0 Control

| R/W                              | R/W                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | R/W    | R/W     | R/W    | R/W    | R/W     | R/W     | Reset Value     |
|----------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|---------|--------|--------|---------|---------|-----------------|
| AD0EN                            | AD0TM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | AD0INT | AD0BUSY | AD0CM1 | AD0CM0 | AD0WINT | AD0LJST | 00000000        |
| Bit7                             | Bit6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Bit5   | Bit4    | Bit3   | Bit2   | Bit1    | Bit0    | Bit Addressable |
| SFR Address: 0xE8<br>SFR Page: 0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |        |         |        |        |         |         |                 |
| Bit7:                            | AD0EN: ADC0 Enable Bit.<br>0: ADC0 Disabled. ADC0 is in low-power shutdown.<br>1: ADC0 Enabled. ADC0 is active and ready for data conversions.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |        |         |        |        |         |         |                 |
| Bit6:                            | AD0TM: ADC Track Mode Bit<br>0: When the ADC is enabled, tracking is continuous unless a conversion is in process<br>1: Tracking Defined by AD0CM1-0 bits                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |        |         |        |        |         |         |                 |
| Bit5:                            | AD0INT: ADC0 Conversion Complete Interrupt Flag.<br>This flag must be cleared by software.<br>0: ADC0 has not completed a data conversion since the last time this flag was cleared.<br>1: ADC0 has completed a data conversion.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |        |         |        |        |         |         |                 |
| Bit4:                            | AD0BUSY: ADC0 Busy Bit.<br>Read:<br>0: ADC0 Conversion is complete or a conversion is not currently in progress. AD0INT is set to logic 1 on the falling edge of AD0BUSY.<br>1: ADC0 Conversion is in progress.<br>Write:<br>0: No Effect.<br>1: Initiates ADC0 Conversion if AD0CM1-0 = 00b                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |        |         |        |        |         |         |                 |
| Bit3-2:                          | AD0CM1-0: ADC0 Start of Conversion Mode Select.<br>If AD0TM = 0:<br>00: ADC0 conversion initiated on every write of '1' to AD0BUSY.<br>01: ADC0 conversion initiated on overflow of Timer 3.<br>10: ADC0 conversion initiated on rising edge of external CNVSTR0.<br>11: ADC0 conversion initiated on overflow of Timer 2.<br>If AD0TM = 1:<br>00: Tracking starts with the write of '1' to AD0BUSY and lasts for 3 SAR clocks, followed by conversion.<br>01: Tracking started by the overflow of Timer 3 and last for 3 SAR clocks, followed by conversion.<br>10: ADC0 tracks only when CNVSTR0 input is logic low; conversion starts on rising CNVSTR0 edge.<br>11: Tracking started by the overflow of Timer 2 and last for 3 SAR clocks, followed by conversion. |        |         |        |        |         |         |                 |
| Bit1:                            | AD0WINT: ADC0 Window Compare Interrupt Flag.<br>This bit must be cleared by software.<br>0: ADC0 Window Comparison Data match has not occurred since this flag was last cleared.<br>1: ADC0 Window Comparison Data match has occurred.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |        |         |        |        |         |         |                 |
| Bit0:                            | AD0LJST: ADC0 Left Justify Select.<br>0: Data in ADC0H:ADC0L registers are right-justified.<br>1: Data in ADC0H:ADC0L registers are left-justified.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |        |         |        |        |         |         |                 |


## SFR Definition 6.6. ADC0CN: ADC0 Control

| R/W               | R/W                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | R/W    | R/W     | R/W    | R/W    | R/W     | R/W     | Reset Value     |
|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|---------|--------|--------|---------|---------|-----------------|
| AD0EN             | AD0TM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | AD0INT | AD0BUSY | AD0CM1 | AD0CM0 | AD0WINT | AD0LJST | 00000000        |
| Bit7              | Bit6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Bit5   | Bit4    | Bit3   | Bit2   | Bit1    | Bit0    | Bit Addressable |
| SFR Address: 0xE8 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |        |         |        |        |         |         | SFR Page: 0     |
| Bit7:             | AD0EN: ADC0 Enable Bit.<br>0: ADC0 Disabled. ADC0 is in low-power shutdown.<br>1: ADC0 Enabled. ADC0 is active and ready for data conversions.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |        |         |        |        |         |         |                 |
| Bit6:             | AD0TM: ADC Track Mode Bit<br>0: When the ADC is enabled, tracking is continuous unless a conversion is in process<br>1: Tracking Defined by AD0CM1-0 bits                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |        |         |        |        |         |         |                 |
| Bit5:             | AD0INT: ADC0 Conversion Complete Interrupt Flag.<br>This flag must be cleared by software.<br>0: ADC0 has not completed a data conversion since the last time this flag was cleared.<br>1: ADC0 has completed a data conversion.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |        |         |        |        |         |         |                 |
| Bit4:             | AD0BUSY: ADC0 Busy Bit.<br>Read:<br>0: ADC0 Conversion is complete or a conversion is not currently in progress. AD0INT is set to logic 1 on the falling edge of AD0BUSY.<br>1: ADC0 Conversion is in progress.<br>Write:<br>0: No Effect.<br>1: Initiates ADC0 Conversion if AD0CM1-0 = 00b                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |        |         |        |        |         |         |                 |
| Bit3-2:           | AD0CM1-0: ADC0 Start of Conversion Mode Select.<br>If AD0TM = 0:<br>00: ADC0 conversion initiated on every write of '1' to AD0BUSY.<br>01: ADC0 conversion initiated on overflow of Timer 3.<br>10: ADC0 conversion initiated on rising edge of external CNVSTR0.<br>11: ADC0 conversion initiated on overflow of Timer 2.<br>If AD0TM = 1:<br>00: Tracking starts with the write of '1' to AD0BUSY and lasts for 3 SAR clocks, followed by conversion.<br>01: Tracking started by the overflow of Timer 3 and last for 3 SAR clocks, followed by conversion.<br>10: ADC0 tracks only when CNVSTR0 input is logic low; conversion starts on rising CNVSTR0 edge.<br>11: Tracking started by the overflow of Timer 2 and last for 3 SAR clocks, followed by conversion. |        |         |        |        |         |         |                 |
| Bit1:             | AD0WINT: ADC0 Window Compare Interrupt Flag.<br>This bit must be cleared by software.<br>0: ADC0 Window Comparison Data match has not occurred since this flag was last cleared.<br>1: ADC0 Window Comparison Data match has occurred.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |        |         |        |        |         |         |                 |
| Bit0:             | AD0LJST: ADC0 Left Justify Select.<br>0: Data in ADC0H:ADC0L registers are right-justified.<br>1: Data in ADC0H:ADC0L registers are left-justified.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |        |         |        |        |         |         |                 |

## A. ADC Timing for External Trigger Source



## B. ADC Timing for Internal Trigger Source



**Figure 7.2. ADC2 Track and Conversion Example Timing**

## 8. DACs, 12-Bit Voltage Mode (C8051F040/1/2/3 Only)

Each C8051F040/1/2/3 devices include two on-chip 12-bit voltage-mode Digital-to-Analog Converters (DACs). Each DAC has an output swing of 0 V to ( $V_{REF} - 1 \text{ LSB}$ ) for a corresponding input code range of 0x000 to 0xFFF. The DACs may be enabled/disabled via their corresponding control registers, DAC0CN and DAC1CN. While disabled, the DAC output is maintained in a high-impedance state, and the DAC supply current falls to 1  $\mu\text{A}$  or less. The voltage reference for each DAC is supplied at the VREFD pin (C8051F040/2 devices) or the VREF pin (C8051F041/3 devices). Note that the VREF pin on C8051F041/3 devices may be driven by the internal voltage reference or an external source. If the internal voltage reference is used it must be enabled in order for the DAC outputs to be valid. See [Section “9. Voltage Reference \(C8051F040/2/4/6\)” on page 113](#) or [Section “10. Voltage Reference \(C8051F041/3/5/7\)” on page 117](#) for more information on configuring the voltage reference for the DACs.




Figure 8.1. DAC Functional Block Diagram

## SFR Definition 8.1. DAC0H: DAC0 High Byte

| R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | Reset Value |
|------|------|------|------|------|------|------|------|-------------|
|      |      |      |      |      |      |      |      | 00000000    |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |             |

SFR Address: 0xD3  
SFR Page: 0


Bits7-0: DAC0 Data Word Most Significant Byte.

## SFR Definition 8.2. DAC0L: DAC0 Low Byte

| R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | Reset Value |
|------|------|------|------|------|------|------|------|-------------|
|      |      |      |      |      |      |      |      | 00000000    |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |             |

SFR Address: 0xD2  
SFR Page: 0

Bits7-0: DAC0 Data Word Least Significant Byte.



**Figure 11.2. Comparator Hysteresis Plot**

The hysteresis of the Comparator is software-programmable via its Comparator Control register (CPTnCN). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage.

The Comparator hysteresis is programmed using Bits3-0 in the Comparator Control Register CPTnCN (shown in SFR Definition 11.1). The amount of negative hysteresis voltage is determined by the settings of the CPnHYN bits. As shown in Table 11.1, settings of approximately 20, 10 or 5 mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CPnHYP bits.

Comparator interrupts can be generated on either rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see [Section “12.3. Interrupt Handler” on page 153](#)). The rising and/or falling -edge interrupts are enabled using the comparator’s Rising/Falling Edge Interrupt Enable Bits (CPnRIE and CPnFIE) in their respective Comparator Mode Selection Register (CPTnMD), shown in SFR Definition 11.2. These bits allow the user to control which edge (or both) will cause a comparator interrupt. However, the comparator interrupt must also be enabled in the Extended Interrupt Enable Register (EIE1). The CPnFIF flag is set to logic 1 upon a Comparator falling-edge interrupt, and the CPnRIF flag is set to logic 1 upon the Comparator rising-edge interrupt. Once set, these bits remain set until cleared by software. The output state of a Comparator can be obtained at any time by reading the CPnOUT bit. A Comparator is enabled by setting its respective CPnEN bit to logic 1, and is disabled by clearing this bit to logic 0. Upon enabling a comparator, the output of the comparator is not immediately valid. Before using a comparator as an interrupt or reset source, software should wait for a minimum of the specified “Power-up time” as specified in Table 11.1, “Comparator Electrical Characteristics,” on page 126.

## SFR Definition 12.1. SFR Page Control Register: SFRPGCN

| R    | R    | R    | R    | R    | R    | R    | R/W     | Reset Value |
|------|------|------|------|------|------|------|---------|-------------|
| -    | -    | -    | -    | -    | -    | -    | SFRPGEN | 00000001    |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0    |             |

SFR Address: 0x81  
SFR Page: All Pages

Bits7-1: Reserved.

Bit0: SFRPGEN: SFR Automatic Page Control Enable.

Upon interrupt the C8051 Core will vector to the specified interrupt service routine and automatically switch the SFR page to the corresponding peripheral or function's SFR page. This bit is used to control this autopaging function.

0: SFR Automatic Paging disabled. C8051 core will not automatically change to the appropriate SFR page (i.e., the SFR page that contains the SFR's for the peripheral/function that was the source of the interrupt).

1: SFR Automatic Paging enabled. Upon interrupt, the CIP-51 will switch the SFR page to the page that contains the SFR's for the peripheral or function that is the source of the interrupt.

## SFR Definition 12.2. SFR Page Register: SFRPAGE

| R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | Reset Value |
|------|------|------|------|------|------|------|------|-------------|
|      |      |      |      |      |      |      |      | 00000000    |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |             |

SFR Address: 0x84  
SFR Page: All Pages

Bits7-0: SFRPAGE: SFR Page Register.

Byte represents the SFR page the CIP-51 uses when reading or modifying SFR's.

SFR page context is retained upon interrupts/return from interrupts in a 3 byte SFR Page Stack: SFRPAGE is the first entry, SFRNEXT is the second, and SFRLAST is third entry. The SFRPAGE, SFRSTACK, and SFRLAST bytes may be used alter the context in the SFR Page Stack. Only interrupts and returns from interrupt service routines push and pop the SFR Page Stack. (See [Section 12.2.6.2](#) and [Section 12.2.6.3](#) for further information.)

Write:

Sets the SFR Page

Read:

Byte is the SFR page the CIP-51 MCU is using.

## SFR Definition 12.3. SFR Next Register: SFRNEXT

| R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | Reset Value |
|------|------|------|------|------|------|------|------|-------------|
|      |      |      |      |      |      |      |      | 00000000    |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |             |

SFR Address: 0x85  
SFR Page: All Pages

**Bits7-0:** SFR page context is retained upon interrupts/return from interrupts in a 3 byte SFR Page Stack: SFRPAGE is the first entry, SFRNEXT is the second, and SFRLAST is third entry. The SFRPAGE, SFRSTACK, and SFRLAST bytes may be used alter the context in the SFR Page Stack. Only interrupts and returns from interrupt service routines push and pop the SFR Page Stack. (See [Section 12.2.6.2](#) and [Section 12.2.6.3](#) for further information.)

### Write:

Sets the SFR Page contained in the second byte of the SFR Stack. This will cause the SFRPAGE SFR to have this SFR page value upon a return from interrupt.

### Read:

Returns the value of the SFR page contained in the second byte of the SFR stack. This is the value that will go to the SFR Page register upon a return from interrupt.

## SFR Definition 12.4. SFR Last Register: SFRLAST

| R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | Reset Value |
|------|------|------|------|------|------|------|------|-------------|
|      |      |      |      |      |      |      |      | 00000000    |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |             |

SFR Address: 0x86  
SFR Page: All Pages

**Bits7-0:** SFR page context is retained upon interrupts/return from interrupts in a 3 byte SFR Page Stack: SFRPAGE is the first entry, SFRNEXT is the second, and SFRLAST is the third entry. The SFR stack bytes may be used alter the context in the SFR Page Stack, and will not cause the stack to 'push' or 'pop'. Only interrupts and returns from the interrupt service routine push and pop the SFR Page Stack.

### Write:

Sets the SFR Page in the last entry of the SFR Stack. This will cause the SFRNEXT SFR to have this SFR page value upon a return from interrupt.

### Read:

Returns the value of the SFR page contained in the last entry of the SFR stack.

**Table 12.3. Special Function Registers (Continued)**

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

| Register | Address | SFR Page  | Description                            | Page No.                                      |
|----------|---------|-----------|----------------------------------------|-----------------------------------------------|
| PCA0CPH4 | 0xEE    | 0         | PCA Capture 4 High                     | page 318                                      |
| PCA0CPH5 | 0xE2    | 0         | PCA Capture 5 High                     | page 318                                      |
| PCA0CPL0 | 0xFB    | 0         | PCA Capture 0 Low                      | page 318                                      |
| PCA0CPL1 | 0xFD    | 0         | PCA Capture 1 Low                      | page 318                                      |
| PCA0CPL2 | 0xE9    | 0         | PCA Capture 2 Low                      | page 318                                      |
| PCA0CPL3 | 0xEB    | 0         | PCA Capture 3 Low                      | page 318                                      |
| PCA0CPL4 | 0xED    | 0         | PCA Capture 4 Low                      | page 318                                      |
| PCA0CPL5 | 0xE1    | 0         | PCA Capture 5 Low                      | page 318                                      |
| PCA0CPM0 | 0xDA    | 0         | PCA Module 0 Mode Register             | page 316                                      |
| PCA0CPM1 | 0xDB    | 0         | PCA Module 1 Mode Register             | page 316                                      |
| PCA0CPM2 | 0xDC    | 0         | PCA Module 2 Mode Register             | page 316                                      |
| PCA0CPM3 | 0xDD    | 0         | PCA Module 3 Mode Register             | page 316                                      |
| PCA0CPM4 | 0xDE    | 0         | PCA Module 4 Mode Register             | page 316                                      |
| PCA0CPM5 | 0xDF    | 0         | PCA Module 5 Mode Register             | page 316                                      |
| PCA0H    | 0xFA    | 0         | PCA Counter High                       | page 317                                      |
| PCA0L    | 0xF9    | 0         | PCA Counter Low                        | page 317                                      |
| PCA0MD   | 0xD9    | 0         | PCA Mode                               | page 315                                      |
| PCON     | 0x87    | All Pages | Power Control                          | page 164                                      |
| PSCTL    | 0x8F    | 0         | Program Store R/W Control              | page 185                                      |
| PSW      | 0xD0    | All Pages | Program Status Word                    | page 151                                      |
| RCAP2H   | 0xCB    | 0         | Timer/Counter 2 Capture/Reload High    | page 303                                      |
| RCAP2L   | 0xCA    | 0         | Timer/Counter 2 Capture/Reload Low     | page 303                                      |
| RCAP3H   | 0xCB    | 1         | Timer/Counter 3 Capture/Reload High    | page 303                                      |
| RCAP3L   | 0xCA    | 1         | Timer/Counter 3 Capture/Reload Low     | page 303                                      |
| RCAP4H   | 0xCB    | 2         | Timer/Counter 4 Capture/Reload High    | page 303                                      |
| RCAP4L   | 0xCA    | 2         | Timer/Counter 4 Capture/Reload Low     | page 303                                      |
| REF0CN   | 0xD1    | 0         | Programmable Voltage Reference Control | page 114 <sup>4</sup> , page 118 <sup>5</sup> |
| RSTSRC   | 0xEF    | 0         | Reset Source Register                  | page 170                                      |
| SADDR0   | 0xA9    | 0         | UART 0 Slave Address                   | page 276                                      |
| SADEN0   | 0xB9    | 0         | UART 0 Slave Address Enable            | page 276                                      |
| SBUF0    | 0x99    | 0         | UART 0 Data Buffer                     | page 276                                      |
| SBUF1    | 0x99    | 1         | UART 1 Data Buffer                     | page 283                                      |
| SCON0    | 0x98    | 0         | UART 0 Control                         | page 274                                      |
| SCON1    | 0x98    | 1         | UART 1 Control                         | page 282                                      |
| SFRPAGE  | 0x84    | All Pages | SFR Page Register                      | page 142                                      |
| SFRPGCN  | 0x96    | F         | SFR Page Control Register              | page 142                                      |
| SFRNEXT  | 0x85    | All Pages | SFR Next Page Stack Access Register    | page 143                                      |
| SFRLAST  | 0x86    | All Pages | SFR Last Page Stack Access Register    | page 143                                      |
| SMB0ADR  | 0xC3    | 0         | SMBus Slave Address                    | page 250                                      |
| SMB0CN   | 0xC0    | 0         | SMBus Control                          | page 247                                      |
| SMB0CR   | 0xCF    | 0         | SMBus Clock Rate                       | page 248                                      |
| SMB0DAT  | 0xC2    | 0         | SMBus Data                             | page 249                                      |
| SMB0STA  | 0xC1    | 0         | SMBus Status                           | page 251                                      |
| SP       | 0x81    | All Pages | Stack Pointer                          | page 150                                      |

## SFR Definition 12.13. EIE1: Extended Interrupt Enable 1

| R/W  | R/W   | R/W   | R/W   | R/W   | R/W    | R/W   | R/W   | Reset Value |
|------|-------|-------|-------|-------|--------|-------|-------|-------------|
|      | CP2IE | CP1IE | CP0IE | EPCA0 | EWADC0 | ESMB0 | ESPI0 | 00000000    |
| Bit7 | Bit6  | Bit5  | Bit4  | Bit3  | Bit2   | Bit1  | Bit0  |             |

SFR Address: 0xE6  
SFR Page: All Pages

Bit7: Reserved. Read = 0b, Write = don't care.

Bit6: CP2IE: Enable Comparator (CP2) Interrupt.  
This bit sets the masking of the CP2 interrupt.  
0: Disable CP2 interrupts.  
1: Enable interrupt requests generated by the CP2IF flag.

Bit6: CP1IE: Enable Comparator (CP1) Interrupt.  
This bit sets the masking of the CP1 interrupt.  
0: Disable CP1 interrupts.  
1: Enable interrupt requests generated by the CP1IF flag.

Bit6: CP0IE: Enable Comparator (CP0) Interrupt.  
This bit sets the masking of the CP0 interrupt.  
0: Disable CP0 interrupts.  
1: Enable interrupt requests generated by the CP0IF flag.

Bit3: EPCA0: Enable Programmable Counter Array (PCA0) Interrupt.  
This bit sets the masking of the PCA0 interrupts.  
0: Disable all PCA0 interrupts.  
1: Enable interrupt requests generated by PCA0.

Bit2: EWADC0: Enable Window Comparison ADC0 Interrupt.  
This bit sets the masking of ADC0 Window Comparison interrupt.  
0: Disable ADC0 Window Comparison Interrupt.  
1: Enable Interrupt requests generated by ADC0 Window Comparisons.

Bit1: ESMB0: Enable System Management Bus (SMBus0) Interrupt.  
This bit sets the masking of the SMBus interrupt.  
0: Disable all SMBus interrupts.  
1: Enable interrupt requests generated by the SI flag.

Bit0: ESPI0: Enable Serial Peripheral Interface (SPI0) Interrupt.  
This bit sets the masking of SPI0 interrupt.  
0: Disable all SPI0 interrupts.  
1: Enable Interrupt requests generated by the SPI0 flag.

**Table 13.1. Reset Electrical Characteristics**


–40 to +85 °C unless otherwise specified.

| Parameter                                                           | Conditions                                                                     | Min                 | Typ  | Max                 | Units         |
|---------------------------------------------------------------------|--------------------------------------------------------------------------------|---------------------|------|---------------------|---------------|
| $\overline{\text{RST}}$ Output Low Voltage                          | $I_{OL} = 8.5 \text{ mA}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$         | —                   | —    | 0.6                 | V             |
| $\overline{\text{RST}}$ Input High Voltage                          |                                                                                | $0.7 \times V_{DD}$ | —    | —                   | V             |
| $\overline{\text{RST}}$ Input Low Voltage                           |                                                                                | —                   | —    | $0.3 \times V_{DD}$ |               |
| $\overline{\text{RST}}$ Input Leakage Current                       | $\overline{\text{RST}} = 0.0 \text{ V}$                                        | —                   | 50   | —                   | $\mu\text{A}$ |
| $V_{DD}$ for $\overline{\text{RST}}$ Output Valid                   |                                                                                | 1.0                 | —    | —                   | V             |
| AV+ for $\overline{\text{RST}}$ Output Valid                        |                                                                                | 1.0                 | —    | —                   | V             |
| $V_{DD}$ POR Threshold ( $V_{RST}$ )                                |                                                                                | 2.40                | 2.55 | 2.70                | V             |
| Minimum $\overline{\text{RST}}$ Low Time to Generate a System Reset |                                                                                | 10                  | —    | —                   | ns            |
| Reset Time Delay                                                    | $\overline{\text{RST}}$ rising edge after $V_{DD}$ crosses $V_{RST}$ threshold | 80                  | 100  | 120                 | ms            |
| Missing Clock Detector Timeout                                      | Time from last system clock to reset initiation                                | 100                 | 220  | 500                 | $\mu\text{s}$ |

# C8051F040/1/2/3/4/5/6/7

Read and Write/Erase Security Bits.  
(Bit 7 is MSB.)

| Bit | Memory Block        |                 |
|-----|---------------------|-----------------|
|     | C8051F040/1/2/3/4/5 | C8051F046/7     |
| 7   | 0xE000 - 0xFDFD     | No effect       |
| 6   | 0xC000 - 0xDFFF     | No effect       |
| 5   | 0xA000 - 0xBFFF     | No effect       |
| 4   | 0x8000 - 0x9FFF     | No effect       |
| 3   | 0x6000 - 0x7FFF     | 0x6000 - 0x7FFD |
| 2   | 0x4000 - 0x5FFF     | 0x4000 - 0x5FFF |
| 1   | 0x2000 - 0x3FFF     | 0x2000 - 0x3FFF |
| 0   | 0x0000 - 0x1FFF     | 0x0000 - 0x1FFF |



## Flash Read Lock Byte

Bits7-0: Each bit locks a corresponding block of memory. (Bit7 is MSB).

0: Read operations are locked (disabled) for corresponding block across the JTAG interface.

1: Read operations are unlocked (enabled) for corresponding block across the JTAG interface.

## Flash Write/Erase Lock Byte

Bits7-0: Each bit locks a corresponding block of memory.

0: Write/Erase operations are locked (disabled) for corresponding block across the JTAG interface.

1: Write/Erase operations are unlocked (enabled) for corresponding block across the JTAG interface.

NOTE: When the highest block is locked, the security bytes may be written but not erased.

## Flash access Limit Register (FLACL)

The content of this register is used as the high byte of the 16-bit Software Read Limit address. This 16-bit read limit address value is calculated as 0xNN00 where NN is replaced by content of this register on reset. Software running at or above this address is prohibited from using the MOVX and MOVC instructions to read, write, or erase Flash locations below this address. Any attempts to read locations below this limit will return the value 0x00.

**Figure 15.1. Flash Program Memory Map and Security Bytes**

---

## 15.3.1. Summary of Flash Security Options

There are three Flash access methods supported on the C8051F04x devices; 1) Accessing Flash through the JTAG debug interface, 2) Accessing Flash from firmware residing below the Flash Access Limit, and 3) Accessing Flash from firmware residing at or above the Flash Access Limit.

Accessing Flash through the JTAG debug interface:

1. The Read and Write/Erase Lock bytes (security bytes) provide security for Flash access through the JTAG interface.
2. Any unlocked page may be read from, written to, or erased.
3. Locked pages cannot be read from, written to, or erased.
4. Reading the security bytes is always permitted.
5. Locking additional pages by writing to the security bytes is always permitted.
6. If the page containing the security bytes is **unlocked**, it can be directly erased. **Doing so will reset the security bytes and unlock all pages of Flash.**
7. If the page containing the security bytes is **locked**, it cannot be directly erased. **To unlock the page containing the security bytes, a full JTAG device erase is required.** A full JTAG device erase will erase all Flash pages, including the page containing the security bytes and the security bytes themselves.
8. The Reserved Area cannot be read from, written to, or erased at any time.

Accessing Flash from firmware residing below the Flash Access Limit:


1. The Read and Write/Erase Lock bytes (security bytes) do not restrict Flash access from user firmware.
2. Any page of Flash except the page containing the security bytes may be read from, written to, or erased.
3. **The page containing the security bytes cannot be erased.** Unlocking pages of Flash can only be performed via the JTAG interface.
4. The page containing the security bytes may be read from or written to. Pages of Flash can be locked from JTAG access by writing to the security bytes.
5. The Reserved Area cannot be read from, written to, or erased at any time.

Accessing Flash from firmware residing at or above the Flash Access Limit:

1. The Read and Write/Erase Lock bytes (security bytes) do not restrict Flash access from user firmware.
2. Any page of Flash at or above the Flash Access Limit except the page containing the security bytes may be read from, written to, or erased.
3. Any page of Flash below the Flash Access Limit cannot be read from, written to, or erased.
4. Code branches to locations below the Flash Access Limit are permitted.
5. **The page containing the security bytes cannot be erased.** Unlocking pages of Flash can only be performed via the JTAG interface.
6. The page containing the security bytes may be read from or written to. Pages of Flash can be locked from JTAG access by writing to the security bytes.
7. The Reserved Area cannot be read from, written to, or erased at any time.

# C8051F040/1/2/3/4/5/6/7

## 16.6.1.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '110'.



**Figure 16.6. Non-multiplexed 8-bit MOVX with Bank Select Timing**

|                   | P0 |   |   |   |   |   |   |   | P1                                                                      |   |   |   |   |   |   |   | P2                            |   |   |   |   |   |   |   | P3                        |   |   |   |   |   |   |                    | Crossbar Register Bits |  |
|-------------------|----|---|---|---|---|---|---|---|-------------------------------------------------------------------------|---|---|---|---|---|---|---|-------------------------------|---|---|---|---|---|---|---|---------------------------|---|---|---|---|---|---|--------------------|------------------------|--|
| PIN I/O           | 0  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0                                                                       | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0                             | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0                         | 1 | 2 | 3 | 4 | 5 | 6 | 7                  |                        |  |
| TX0               | •  |   |   |   |   |   |   |   |                                                                         |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    | UART0EN: XBR0.2        |  |
| RX0               |    | • |   |   |   |   |   |   |                                                                         |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
| SCK               | •  |   | • |   |   |   |   |   |                                                                         |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    | SPI0EN: XBR0.1         |  |
| MISO              |    | • |   | • |   |   |   |   |                                                                         |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
| MOSI              |    |   | • |   | • |   |   |   |                                                                         |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
| NSS               |    |   |   | • |   | • |   |   | NSS is not assigned to a port pin when the SPI is placed in 3-wire mode |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
| SDA               | •  |   | • | • | • | • | • | • |                                                                         |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   | SMB0EN: XBR0.0     |                        |  |
| SCL               |    | • |   | • | • | • | • | • |                                                                         |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
| TX1               | •  |   | • | • | • | • | • | • | •                                                                       |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   | UART1EN: XBR2.2    |                        |  |
| RX1               |    | • |   | • | • | • | • | • | •                                                                       | • |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
| CEX0              | •  |   | • | • | • | • | • | • | •                                                                       | • | • |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   | PCA0ME: XBR0.[5:3] |                        |  |
| CEX1              |    | • |   | • | • | • | • | • | •                                                                       | • | • | • |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
| CEX2              |    |   | • |   | • | • | • | • | •                                                                       | • | • | • | • |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
| CEX3              |    |   |   | • |   | • | • | • | •                                                                       | • | • | • | • | • |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
| CEX4              |    |   |   |   | • |   | • | • | •                                                                       | • | • | • | • | • | • |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
| CEX5              |    |   |   |   |   | • |   | • | •                                                                       | • | • | • | • | • | • | • |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
| ECI               | •  | • | • | • | • | • | • | • | •                                                                       | • | • | • | • | • | • | • | •                             |   |   |   |   |   |   |   |                           |   |   |   |   |   |   | ECI0E: XBR0.6      |                        |  |
| CP0               | •  | • | • | • | • | • | • | • | •                                                                       | • | • | • | • | • | • | • | •                             | • |   |   |   |   |   |   |                           |   |   |   |   |   |   | CP0E: XBR0.7       |                        |  |
| CP1               | •  | • | • | • | • | • | • | • | •                                                                       | • | • | • | • | • | • | • | •                             | • | • |   |   |   |   |   |                           |   |   |   |   |   |   | CP1E: XBR1.0       |                        |  |
| CP2               | •  | • | • | • | • | • | • | • | •                                                                       | • | • | • | • | • | • | • | •                             | • | • | • |   |   |   |   |                           |   |   |   |   |   |   | CP2E: XBR3.3       |                        |  |
| T0                | •  | • | • | • | • | • | • | • | •                                                                       | • | • | • | • | • | • | • | •                             | • | • | • | • |   |   |   |                           |   |   |   |   |   |   | T0E: XBR1.1        |                        |  |
| /INT0             | •  | • | • | • | • | • | • | • | •                                                                       | • | • | • | • | • | • | • | •                             | • | • | • | • | • |   |   |                           |   |   |   |   |   |   | INT0E: XBR1.2      |                        |  |
| T1                | •  | • | • | • | • | • | • | • | •                                                                       | • | • | • | • | • | • | • | •                             | • | • | • | • | • |   |   |                           |   |   |   |   |   |   | T1E: XBR1.3        |                        |  |
| /INT1             | •  | • | • | • | • | • | • | • | •                                                                       | • | • | • | • | • | • | • | •                             | • | • | • | • | • | • |   |                           |   |   |   |   |   |   | INT1E: XBR1.4      |                        |  |
| T2                | •  | • | • | • | • | • | • | • | •                                                                       | • | • | • | • | • | • | • | •                             | • | • | • | • | • | • |   |                           |   |   |   |   |   |   | T2E: XBR1.5        |                        |  |
| T2EX              | •  | • | • | • | • | • | • | • | •                                                                       | • | • | • | • | • | • | • | •                             | • | • | • | • | • | • | • |                           |   |   |   |   |   |   | T2EXE: XBR1.6      |                        |  |
| T3                | •  | • | • | • | • | • | • | • | •                                                                       | • | • | • | • | • | • | • | •                             | • | • | • | • | • | • | • |                           |   |   |   |   |   |   | T3E: XBR3.0        |                        |  |
| T3EX              | •  | • | • | • | • | • | • | • | •                                                                       | • | • | • | • | • | • | • | •                             | • | • | • | • | • | • | • | •                         |   |   |   |   |   |   | T3EXE: XBR3.1      |                        |  |
| T4                | •  | • | • | • | • | • | • | • | •                                                                       | • | • | • | • | • | • | • | •                             | • | • | • | • | • | • | • | •                         |   |   |   |   |   |   | T4E: XBR2.3        |                        |  |
| T4EX              | •  | • | • | • | • | • | • | • | •                                                                       | • | • | • | • | • | • | • | •                             | • | • | • | • | • | • | • | •                         | • |   |   |   |   |   | T4EXE: XBR2.4      |                        |  |
| /SYSCLK           | •  | • | • | • | • | • | • | • | •                                                                       | • | • | • | • | • | • | • | •                             | • | • | • | • | • | • | • | •                         | • | • |   |   |   |   | SYSCKE: XBR1.7     |                        |  |
| CNVSTR0           | •  | • | • | • | • | • | • | • | •                                                                       | • | • | • | • | • | • | • | •                             | • | • | • | • | • | • | • | •                         | • | • |   |   |   |   | CNVSTE0: XBR2.0    |                        |  |
| CNVSTR2           | •  | • | • | • | • | • | • | • | •                                                                       | • | • | • | • | • | • | • | •                             | • | • | • | • | • | • | • | •                         | • | • | • |   |   |   | CNVSTE2: XBR3.2    |                        |  |
| ALE<br>/RD<br>/WR |    |   |   |   |   |   |   |   | AIN1.0/A8                                                               |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | AIN1.1/A9                                                               |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | AIN1.2/A10                                                              |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | AIN1.3/A11                                                              |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | AIN1.4/A12                                                              |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | AIN1.5/A13                                                              |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | AIN1.6/A14                                                              |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | AIN1.7/A15                                                              |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | A8m/A0                                                                  |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | A9m/A1                                                                  |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | A10m/A2                                                                 |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | A11m/A3                                                                 |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | A12m/A4                                                                 |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | A13m/A5                                                                 |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | A14m/A6                                                                 |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | A15m/A7                                                                 |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | AD0/D0                                                                  |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | AD1/D1                                                                  |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | AD2/D2                                                                  |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | AD3/D3                                                                  |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | AD4/D4                                                                  |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | AD5/D5                                                                  |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | AD6/D6                                                                  |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | AD7/D7                                                                  |   |   |   |   |   |   |   |                               |   |   |   |   |   |   |   |                           |   |   |   |   |   |   |                    |                        |  |
|                   |    |   |   |   |   |   |   |   | AIN1 Inputs/Non-muxed Addr H                                            |   |   |   |   |   |   |   | Muxed Addr H/Non-muxed Addr L |   |   |   |   |   |   |   | Muxed Data/Non-muxed Data |   |   |   |   |   |   |                    |                        |  |

**Figure 17.3. Priority Crossbar Decode Table**  
(EMIFLE = 0; P1MDIN = 0xFF)

#### 17.1.1. Crossbar Pin Assignment and Allocation

The Crossbar assigns Port pins to a peripheral if the corresponding enable bits of the peripheral are set to a logic 1 in the Crossbar configuration registers XBR0, XBR1, XBR2, and XBR3, shown in SFR Definition 17.1, SFR Definition 17.2, SFR Definition 17.3, and SFR Definition 17.4. For example, if the UART0EN bit (XBR0.2) is set to a logic 1, the TX0 and RX0 pins will be mapped to P0.0 and P0.1 respectively. Because UART0 has the highest priority, its pins will always be mapped to P0.0 and P0.1 when UART0EN is set to a logic 1. If a digital peripheral's enable bits are not set to a logic 1, then its ports are not accessible at the Port pins of the device. Also note that the Crossbar assigns pins to all associated functions when a serial communication peripheral is selected (i.e. SMBus, SPI, UART). It would be impossible, for example, to assign TX0 to a Port pin without assigning RX0 as well. Each combination of enabled peripherals results in a unique device pinout.

All Port pins on Ports 0 through 3 that are not allocated by the Crossbar can be accessed as General-Purpose I/O (GPIO) pins by reading and writing the associated Port Data registers (See SFR Definition 17.5,

## SFR Definition 20.3. SPI0CKR: SPI0 Clock Rate

| R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | Reset Value |
|------|------|------|------|------|------|------|------|-------------|
| SCR7 | SCR6 | SCR5 | SCR4 | SCR3 | SCR2 | SCR1 | SCR0 | 00000000    |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |             |

SFR Address: 0x9D  
SFR Page: 0

Bits 7-0: SCR7-SCR0: SPI0 Clock Rate

These bits determine the frequency of the SCK output when the SPI0 module is configured for master mode operation. The SCK clock frequency is a divided version of the system clock, and is given in the following equation, where *SYSCLK* is the system clock frequency and *SPI0CKR* is the 8-bit value held in the SPI0CKR register.

$$f_{SCK} = \frac{SYSCLK}{2 \times (SPI0CKR + 1)}$$

for 0 ≤ SPI0CKR ≤ 255

Example: If SYSCLK = 2 MHz and SPI0CKR = 0x04,


$$f_{SCK} = \frac{2000000}{2 \times (4 + 1)}$$

$$f_{SCK} = 200kHz$$

## 23.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from 0xFF to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is low.



**Figure 23.2. T0 Mode 2 Block Diagram**

### 24.2.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA0 counter/timer is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

**Important Note About Capture/Compare Registers:** When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.




Figure 24.5. PCA Software Timer Mode Diagram