



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	CANbus, EBI/EMI, SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	32
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x8b, 13x12b; D/A 2x10b, 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f041

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.	System Overview	19
	1.1. CIP-51™ Microcontroller Core	25
	1.1.1. Fully 8051 Compatible	25
	1.1.2. Improved Throughput	25
	1.1.3. Additional Features	26
	1.2. On-Chip Memory	27
	1.3. JTAG Debug and Boundary Scan	28
	1.4. Programmable Digital I/O and Crossbar	29
	1.5. Programmable Counter Array	30
	1.6. Controller Area Network	31
	1.7. Serial Ports	31
	1.8. 12/10-Bit Analog to Digital Converter	32
	1.9. 8-Bit Analog to Digital Converter (C8051F040/1/2/3 Only)	33
	1.10.Comparators and DACs	34
2.	Absolute Maximum Ratings	35
3.	Global DC Electrical Characteristic	36
4.	Pinout and Package Definitions	37
5.	12-Bit ADC (ADC0, C8051F040/1 Only)	47
	5.1. Analog Multiplexer and PGA	47
	5.1.1. Analog Input Configuration	48
	5.2. High-Voltage Difference Amplifier	52
	5.3. ADC Modes of Operation	54
	5.3.1. Starting a Conversion	54
	5.3.2. Tracking Modes	54
	5.3.3. Settling Time Requirements	56
	5.4. ADC0 Programmable Window Detector	62
6.	10-Bit ADC (ADC0, C8051F042/3/4/5/6/7 Only)	69
	6.1. Analog Multiplexer and PGA	69
	6.1.1. Analog Input Configuration	70
	6.2. High-Voltage Difference Amplifier	74
	6.3. ADC Modes of Operation	76
	6.3.1. Starting a Conversion	76
	6.3.2. Tracking Modes	76
	6.3.3. Settling Time Requirements	78
	6.4. ADC0 Programmable Window Detector	84
7.	8-Bit ADC (ADC2, C8051F040/1/2/3 Only)	91
	7.1. Analog Multiplexer and PGA	91
	7.2. ADC2 Modes of Operation	92
	7.2.1. Starting a Conversion	92
	7.2.2. Tracking Modes	92
	7.2.3. Settling Time Requirements	94
	7.3. ADC2 Programmable Window Detector	00
	7.3.1. Window Detector in Single-Ended Mode	00



SFR Definition 17.19. P5MDOUT: Port5 Output Mode	223
SFR Definition 17.20. P6: Port6 Data	224
SFR Definition 17.21. P6MDOUT: Port6 Output Mode	224
SFR Definition 17.22. P7: Port7 Data	225
SFR Definition 17.23. P7MDOUT: Port7 Output Mode	225
SFR Definition 18.1. CAN0DATL: CAN Data Access Register Low Byte	235
SFR Definition 18.2. CAN0ADR: CAN Address Index	235
SFR Definition 18.3. CAN0CN: CAN Control	236
SFR Definition 18.4. CAN0TST: CAN Test	236
SFR Definition 18.5. CANOS I A: CAN Status	237
SFR Definition 19.1. SMB0CN: SMBus0 Control	247
SFR Definition 19.2. SMB0CR: SMBus0 Clock Rate	248
SFR Definition 19.3. SMB0DAT: SMBus0 Data	249
SFR Definition 19.4. SMB0ADR: SMBus0 Address	250
SFR Definition 19.5. SMB0STA: SMBus0 Status	251
SFR Definition 20.1. SPIOCFG: SPI0 Configuration	261
SFR Definition 20.2. SPI0CN: SPI0 Control	262
SFR Definition 21.1. SCONU: UARTU Control	274
SFR Definition 21.2. SSTAU: UARTO Status and Clock Selection	2/5
	276
SFR Definition 21.4. SADDRU: UARTO Slave Address	2/6
SFR Definition 21.5. SADENU: UARTU Slave Address Enable	2/6
SFR Definition 22.1. SCON1: Serial Port 1 Control	282
SFR Definition 22.2. SBUF1: Serial (UART1) Port Data Butter	
SFR Definition 23.1. ICON: Timer Control	
SFR Definition 23.2. TMOD: Timer Mode	
SFR Definition 23.3. CKCON: Clock Control	295
SFR Definition 23.4. ILU: Timer 0 Low Byte	
SFR Definition 23.5. IL1: Timer 1 Low Byte	
SFR Definition 23.6. THU: Timer 0 High Byte	
SFR Definition 23.7. TH1: Timer 1 High Byte	
SFR Definition 23.8. TMRnUN: Timer n Control	
SFR Definition 23.9. IMRNUF: Timer n Configuration	
SFR Definition 23.10. RCAPhL: Timer n Capture Register Low Byte	
SFR Definition 23.11. RCAPHE. Timer & Capture Register High Byte	303
SFR Definition 23.12. TMRnL: Timer n Low Byte	303
SFR Definition 23.13. TMRNH TIMEL N High Byte	304
SFR Definition 24.1. PCAUCN: PCA Control	
SFK Definition 24.2. PCAUNID: PCAU MODe	
SFR Definition 24.3. PCAUCPINIT. PCAU Capture/Compare Mode	
SFR Definition 24.4. PGAUL PGAU Counter/Timer Low Byte	
SFR Definition 24.5. PCAUH: PCAU Counter/Timer High Byte	
SFR Definition 24.6. PCAUCPLN: PCAU Capture Module Low Byte	318



1.10. Comparators and DACs

Each C8051F040/1/2/3 MCU has two 12-bit DACs, and all C8051F04x devices have three comparators on chip. The MCU data and control interface to each comparator and DAC is via the Special Function Registers. The MCU can place any DAC or comparator in low power shutdown mode.

The comparators have software programmable hysteresis and response time. Each comparator can generate an interrupt on its rising edge, falling edge, or both; these interrupts are capable of waking up the MCU from sleep mode. The comparators' output state can also be polled in software. The comparator outputs can be programmed to appear on the Port I/O pins via the Crossbar.

The DACs are voltage output mode and include a flexible output scheduling mechanism. This scheduling mechanism allows DAC output updates to be forced by a software write or a Timer 2, 3, or 4 overflow. The DAC voltage reference is supplied via the dedicated VREFD input pin on C8051F040/2 devices or via the internal voltage reference on C8051F041/3 devices. The DACs are especially useful as references for the comparators or offsets for the differential inputs of the ADC.



Figure 1.14. Comparator and DAC Diagram



4. Pinout and Package Definitions

Pin Numbers		T					
Name	F040/2/4/6	F041/3/5/7	Туре	Description			
V _{DD}	37, 64, 90	24, 41, 57		Digital Supply Voltage. Must be tied to +2.7 to +3.6 V.			
DGND	38, 63, 89	25, 40, 56		Digital Ground. Must be tied to Ground.			
AV+	8, 11, 14	3, 6		Analog Supply Voltage. Must be tied to +2.7 to +3.6 V.			
AGND	9, 10, 13	4, 5		Analog Ground. Must be tied to Ground.			
TMS	1	58	D In	JTAG Test Mode Select with internal pullup.			
ТСК	2	59	D In	JTAG Test Clock with internal pullup.			
TDI	3	60	D In	JTAG Test Data Input with internal pullup. TDI is latched on the rising edge of TCK.			
TDO	4	61	D Out	JTAG Test Data Output with internal pullup. Data is shifted out on TDO on the falling edge of TCK. TDO output is a tri-state driver.			
/RST	5	62	D I/O	Device Reset. Open-drain output of internal V_{DD} monitor. Is driven low when V_{DD} is < 2.7 V and MONEN is high. An external source can initiate a system reset by driving this pin low.			
XTAL1	26	17	A In	Crystal Input. This pin is the return for the internal oscilla- tor circuit for a crystal or ceramic resonator. For a preci- sion internal clock, connect a crystal or ceramic resonator from XTAL1 to XTAL2. If overdriven by an external CMOS clock, this becomes the system clock.			
XTAL2	27	18	A Out	Crystal Output. This pin is the excitation driver for a crystal or ceramic resonator.			
MONEN	28	19	D In	V_{DD} Monitor Enable. When tied high, this pin enables the internal V_{DD} monitor, which forces a system reset when V_{DD} is < 2.7 V. When tied low, the internal V_{DD} monitor is disabled. In most applications, MONEN should be connected directly to V_{DD} .			
VREF	12	7	A I/O	Bandgap Voltage Reference Output (all devices). DAC Voltage Reference Input (C8051F041/3 only).			
VREFA		8	A In	ADC0 (C8051F041/3/5/7) and ADC2 (C8051F041/3 only) Voltage Reference Input.			
VREF0	16		A In	ADC0 Voltage Reference Input.			
VREF2	17		A In	ADC2 Voltage Reference Input (C8051F040/2 only).			
VREF	15		A In	DAC Voltage Reference Input (C8051F040/2 only).			
AIN0.0	18	9	A In	ADC0 Input Channel 0 (See ADC0 Specification for complete description).			

Table 4.1. Pin Definitions



5. 12-Bit ADC (ADC0, C8051F040/1 Only)

The ADC0 subsystem for the C8051F040/1 consists of a 9-channel, configurable analog multiplexer (AMUX0), a programmable gain amplifier (PGA0), and a 100 ksps, 12-bit successive-approximation-register ADC with integrated track-and-hold and Programmable Window Detector (see block diagram in Figure 5.1). The AMUX0, PGA0, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Registers shown in Figure 5.1. The voltage reference used by ADC0 is selected as described in Section "9. Voltage Reference (C8051F040/2/4/6)" on page 113 for C8051F040 devices, or Section "10. Voltage Reference (C8051F041/3/5/7)" on page 117 for C8051F041 devices. The ADC0 subsystem (ADC0, track-and-hold and PGA0) is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0.



Figure 5.1. 12-Bit ADC0 Functional Block Diagram

5.1. Analog Multiplexer and PGA

The analog multiplexer can input analog signals to the ADC from four external analog input pins (AIN0.0 - AIN0.3), Port 3 port pins (optionally configured as analog input pins), High Voltage Difference Amplifier, or an internally connected on-chip temperature sensor (temperature transfer function is shown in Figure 5.6). AMUX input pairs can be programmed to operate in either differential or single-ended mode. This allows the user to select the best measurement technique for each input channel, and even accommodates mode changes "on-the-fly". The AMUX defaults to all single-ended inputs upon reset. There are three registers associated with the AMUX: the Channel Selection register AMXOSL (SFR Definition 5.2), the Configuration register AMXOCF (SFR Definition 5.1), and the Port Pin Selection register AMXOPRT (SFR Definition 5.3). Table 5.1 shows AMUX functionality by channel for each possible configuration. The PGA amplifies the AMUX output signal by an amount determined by the states of the AMP0GN2-0 bits in the ADC0 Configuration register, ADC0CF (SFR Definition 5.5). The PGA can be software-programmed for gains of 0.5, 2, 4, 8 or 16. Gain defaults to unity on reset.



Table 6.2. 10-Bit ADC0 Electrical Characteristics

 V_{DD} = 3.0 V, AV+ = 3.0 V, V_{REF} = 2.40 V (REFBE = 0), PGA Gain = 1, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
DC Accuracy		I	11	I	
Resolution			10		bits
Integral Nonlinearity		1 -		±1	LSB
Differential Nonlinearity	Guaranteed Monotonic	+		±1	LSB
Offset Error		1 —	0.2±1	—	LSB
Full Scale Error	Differential mode	1 -	0.1±1	—	LSB
Offset Temperature Coefficient		1 -	±0.25	—	ppm/°C
Dynamic Performance (10 kHz s	sine-wave input, 0 to 1 dB bel	ow Full Sc	ale, 100	ksps)	
Signal-to-Noise Plus Distortion		59		—	dB
Total Harmonic Distortion	Up to the 5 th harmonic	—	-70	—	dB
Spurious-Free Dynamic Range		<u> </u>	80		dB
Conversion Rate		I	<u> </u>	I	
SAR Clock Frequency				2.5	MHz
Conversion Time in SAR Clocks		16			clocks
Track/Hold Acquisition Time		1.5			μs
Throughput Rate		<u> </u>		100	ksps
Analog Inputs	-			······································	
Input Voltage Range	Single-ended operation	0		VREF	V
Common-mode Voltage Range	Differential operation	AGND		AV+	V
Input Capacitance		│ —	10	—	pF
Temperature Sensor				· · · ·	
Nonlinearity ^{1,2}			±1	—	°C
Absolute Accuracy ^{1,2}		<u> </u>	±3	—	°C
Gain ^{1,2}		—	2.86 ±0.034	_	mV/°C
Offset ^{1,2}	Temp = 0 °C	_	0.776 ±0.009	—	V
Power Specifications	-			·	
Power Supply Current (AV+ supplied to ADC)	Operating Mode, 100 ksps		450	900	μA
Power Supply Rejection		1 -	±0.3	—	mV/V
Notes: 1. Represents one standard devi 2. Includes ADC offset, gain, and	iation from the mean.		<u> </u>		





A. ADC Timing for External Trigger Source

Figure 7.2. ADC2 Track and Conversion Example Timing



10. Voltage Reference (C8051F041/3/5/7)

The internal voltage reference circuit consists of a 1.2 V, temperature stable bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal reference may be routed via the VREF pin to external system components or to the VREFA input pin shown in Figure 10.1. Bypass capacitors of 0.1 μ F and 4.7 μ F are recommended from the VREF pin to AGND, as shown in Figure 10.1. See Table 10.1 for voltage reference specifications.

The VREFA pin provides a voltage reference input for ADC0 and ADC2 (C8051F041/3 only). ADC0 may also reference the DAC0 output internally (C8051F041/3 only), and ADC2 may reference the analog power supply voltage, via the VREF multiplexers shown in Figure 10.1.

The Reference Control Register, REF0CN (defined in SFR Definition 10.1) enables/disables the internal reference generator and selects the reference inputs for ADC0 and ADC2. The BIASE bit in REF0CN enables the on-board reference generator while the REFBE bit enables the gain-of-two buffer amplifier which drives the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than 1 μ A (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to 1 (this includes any time a DAC is used). If the internal reference is not used, REFBE may be set to logic 0. Note that the BIASE bit must be set to logic 1 if either ADC is used, regardless of the voltage reference used. If neither the ADC nor the DAC are being used, both of these bits can be set to logic 0 to conserve power. Bits AD0VRS and AD2VRS select the ADC0 and ADC2 voltage reference sources, respectively. The electrical specifications for the Voltage Reference are given in Table 10.1.

The temperature sensor connects to the highest order input of the ADC0 input multiplexer (see Section "5.1. Analog Multiplexer and PGA" on page 47 for C8051F041 devices that feature a 12-bit ADC, or Section "6.1. Analog Multiplexer and PGA" on page 69 for C8051F043/5/7 devices that feature a 10-bit ADC). The TEMPE bit within REFOCN enables and disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any A/D measurements performed on the sensor while disabled result in meaningless data.



Figure 10.1. Voltage Reference Functional Block Diagram



C8051F040/1/2/3/4/5/6/7

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	-	PT2	PS0	PT1	PX1	PT0	PX0	11000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable			
	SFR Address: 0xB8 SFR Page: All Pages										
Bits7-6: Bit5:	 UNUSED. Read = 11b, Write = don't care. PT2: Timer 2 Interrupt Priority Control. This bit sets the priority of the Timer 2 interrupt. 0: Timer 2 interrupt priority set to low priority level. 1: Timer 2 interrupts set to high priority level. 										
Bit4:	PS0: UART0 Interrupt Priority Control. This bit sets the priority of the UART0 interrupt. 0: UART0 interrupt priority set to low priority level.										
Bit3:	PT1: Timer 1 Interrupt Priority Control. This bit sets the priority of the Timer 1 interrupt. 0: Timer 1 interrupt priority set to low priority level.										
Bit2:	PX1: External Interrupt 1 Priority Control. This bit sets the priority of the External Interrupt 1 interrupt. 0: External Interrupt 1 priority set to low priority level.										
Bit1:	PT0: Timer 0 Interrupt Priority Control. This bit sets the priority of the Timer 0 interrupt. 0: Timer 0 interrupt priority set to low priority level.										
Bit0:	 1: Timer 0 interrupt set to high priority level. PX0: External Interrupt 0 Priority Control. This bit sets the priority of the External Interrupt 0 interrupt. 0: External Interrupt 0 priority set to low priority level. 1: External Interrupt 0 set to high priority level. 										

SFR Definition 12.12. IP: Interrupt Priority



Table 13.1. Reset Electrical Characteristics

-40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
RST Output Low Voltage	I_{OL} = 8.5 mA, V_{DD} = 2.7 V to 3.6 V			0.6	V
RST Input High Voltage		0.7 x V _{DD}	_	_	V
RST Input Low Voltage		_	_	0.3 x V _{DD}	
RST Input Leakage Current	RST = 0.0 V	_	50	—	μA
V _{DD} for /RST Output Valid		1.0	_	—	V
AV+ for /RST Output Valid		1.0	—	—	V
V_{DD} POR Threshold (V_{RST})		2.40	2.55	2.70	V
Minimum /RST Low Time to Generate a System Reset		10			ns
Reset Time Delay	$\overline{\text{RST}}$ rising edge after V_{DD} crosses V_{RST} threshold	80	100	120	ms
Missing Clock Detector Timeout	Time from last system clock to reset initiation	100	220	500	μs



SFR Definition 15.3. PSCTL: Program Store Read/Write Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	-	-	-	-	SFLE	PSEE	PSWE	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
							SFR Address SFR Page	:: 0x8F :: 0			
Bits7-3: Bit2:	 UNUSED. Read = 00000b, Write = don't care. SFLE: Scratchpad Flash Memory Access Enable When this bit is set, Flash reads and writes from user software are directed to the 128-byte Scratchpad Flash sector. When SFLE is set to logic 1, Flash accesses out of the address range 0x00-0x7F should not be attempted. Reads/Writes out of this range will yield undefined results. 0: Flash access from user software directed to the Program/Data Flash sector. 										
Bit1:	 1: Flash access from user software directed to the 128 byte Scratchpad sector. PSEE: Program Store Erase Enable. Setting this bit allows an entire page of the Flash program memory to be erased provided the PSWE bit is also set. After setting this bit, a write to Flash memory using the MOVX instruction will erase the entire page that contains the location addressed by the MOVX instruction. The value of the data byte written does not matter. Note: The Flash page containing the Read Lock Byte and Write/Erase Lock Bytes cannot be erased by soft- 										
Bit0:	0: Flash prog 1: Flash prog PSWE: Prog Setting this t write instruct 0: Write to F 1: Write to F	gram memo gram memo gram Store ' bit allows w tion. The loo lash progra lash progra	bry erasure bry erasure Write Enabl riting a byte cation must m memory m memory	disabled. enabled. e. of data to t be erased disabled. M enabled. M	the Flash pr prior to writi IOVX write o OVX write o	ogram mer ing data. operations t	nory using t target Exter arget Flash	the MOVX nal RAM. memory.			



16. External Data Memory Interface and On-Chip XRAM

The C8051F04x MCUs include 4 kB of on-chip RAM mapped into the external data memory space (XRAM), as well as an External Data Memory Interface which can be used to access off-chip memories and memory-mapped devices connected to the GPIO ports. The external memory space may be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using the MOVX indirect addressing mode using R0 or R1. If the MOVX instruction is used with an 8-bit address operand (such as @R1), then the high byte of the 16-bit address is provided by the External Memory Interface Control Register (EMI0CN, shown in SFR Definition 16.1). **Note**: the MOVX instruction can also be used for writing to the Flash memory. See **Section "15. Flash Memory" on page 179** for details. The MOVX instruction accesses XRAM by default. The EMIF can be configured to appear on the lower GPIO Ports (P0-P3) or the upper GPIO Ports (P4-P7).

16.1. Accessing XRAM

The XRAM memory space is accessed using the MOVX instruction. The MOVX instruction has two forms, both of which use an indirect addressing method. The first method uses the Data Pointer, DPTR, a 16-bit register which contains the effective address of the XRAM location to be read from or written to. The second method uses R0 or R1 in combination with the EMI0CN register to generate the effective XRAM address. Examples of both of these methods are given below.

16.1.1. 16-Bit MOVX Example

The 16-bit form of the MOVX instruction accesses the memory location pointed to by the contents of the DPTR register. The following series of instructions reads the value of the byte at address 0x1234 into the accumulator A:

MOVDPTR, #1234h; load DPTR with 16-bit address to read (0x1234)MOVXA, @DPTR; load contents of 0x1234 into accumulator A

The above example uses the 16-bit immediate MOV instruction to set the contents of DPTR. Alternately, the DPTR can be accessed through the SFR registers DPH, which contains the upper 8-bits of DPTR, and DPL, which contains the lower 8-bits of DPTR.

16.1.2. 8-Bit MOVX Example

The 8-bit form of the MOVX instruction uses the contents of the EMI0CN SFR to determine the upper 8-bits of the effective address to be accessed and the contents of R0 or R1 to determine the lower 8-bits of the effective address to be accessed. The following series of instructions read the contents of the byte at address 0x1234 into the accumulator A.

MOV	EMIOCN, #12h	; load high byte of address into EMIOCN
MOV	R0, #34h	; load low byte of address into R0 (or R1)
MOVX	a, @RO	; load contents of 0x1234 into accumulator A



19.4. SMBus Special Function Registers

The SMBus0 serial interface is accessed and controlled through five SFRs: SMB0CN Control Register, SMB0CR Clock Rate Register, SMB0ADR Address Register, SMB0DAT Data Register and SMB0STA Status Register. The five special function registers related to the operation of the SMBus0 interface are described in the following sections.

19.4.1. Control Register

The SMBus0 Control register SMB0CN is used to configure and control the SMBus0 interface. All of the bits in the register can be read or written by software. Two of the control bits are also affected by the SMBus0 hardware. The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by the hardware when a valid serial interrupt condition occurs. It can only be cleared by software. The Stop flag (STO, SMB0CN.4) is set to logic 1 by software. It is cleared to logic 0 by hardware when a STOP condition is detected on the bus.

Setting the ENSMB flag to logic 1 enables the SMBus0 interface. Clearing the ENSMB flag to logic 0 disables the SMBus0 interface and removes it from the bus. Momentarily clearing the ENSMB flag and then resetting it to logic 1 will reset SMBus0 communication. However, ENSMB should not be used to temporarily remove a device from the bus since the bus state information will be lost. Instead, the Assert Acknowledge (AA) flag should be used to temporarily remove the device from the bus (see description of AA flag below).

Setting the Start flag (STA, SMB0CN.5) to logic 1 will put SMBus0 in a master mode. If the bus is free, SMBus0 will generate a START condition. If the bus is not free, SMBus0 waits for a STOP condition to free the bus and then generates a START condition after a 5 µs delay per the SMB0CR value (In accordance with the SMBus protocol, the SMBus0 interface also considers the bus free if the bus is idle for 50 µs and no STOP condition was recognized). If STA is set to logic 1 while SMBus0 is in master mode and one or more bytes have been transferred, a repeated START condition will be generated.

When the Stop flag (STO, SMB0CN.4) is set to logic 1 while the SMBus0 interface is in master mode, the interface generates a STOP condition. In a slave mode, the STO flag may be used to recover from an error condition. In this case, a STOP condition is not generated on the bus, but the SMBus hardware behaves as if a STOP condition has been received and enters the "not addressed" slave receiver mode. Note that this simulated STOP will not cause the bus to appear free to SMBus0. The bus will remain occupied until a STOP appears on the bus or a Bus Free Timeout occurs. Hardware automatically clears the STO flag to logic 0 when a STOP condition is detected on the bus.

The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by hardware when the SMBus0 interface enters any one of the 28 possible states except the Idle state. If interrupts are enabled for the SMBus0 interface, an interrupt request is generated when the SI flag is set. The SI flag must be cleared by software.

Important Note: If SI is set to logic 1 while the SCL line is low, the clock-low period of the serial clock will be stretched and the serial transfer is suspended until SI is cleared to logic 0. A high level on SCL is not affected by the setting of the SI flag.

The Assert Acknowledge flag (AA, SMB0CN.2) is used to set the level of the SDA line during the acknowledge clock cycle on the SCL line. Setting the AA flag to logic 1 will cause an ACK (low level on SDA) to be sent during the acknowledge cycle if the device has been addressed. Setting the AA flag to logic 0 will cause a NACK (high level on SDA) to be sent during acknowledge cycle. After the transmission of a byte in slave mode, the slave can be temporarily removed from the bus by clearing the AA flag. The slave's own address and general call address will be ignored. To resume operation on the bus, the AA flag must be reset to logic 1 to allow the slave's address to be recognized.



20.2. SPI0 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT.

When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. The default, multi-master mode is active when NSS-MD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN.5 = 1). Mode Fault will generate an interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 20.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. In this mode, NSS is not used, and does not get mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 20.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 20.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.



21.1. UART0 Operational Modes

UART0 provides four operating modes (one synchronous and three asynchronous) selected by setting configuration bits in the SCON0 register. These four modes offer different baud rates and communication protocols. The four modes are summarized in Table 21.1.

Mode	Synchronization	Baud Clock	Data Bits	Start/Stop Bits
0	Synchronous	SYSCLK / 12	8	None
1	Asynchronous	Timer 1, 2, 3, or 4 Overflow	8	1 Start, 1 Stop
2	Asynchronous	SYSCLK / 32 or SYSCLK / 64	9	1 Start, 1 Stop
3	Asynchronous	Timer 1, 2, 3, or 4 Overflow	9	1 Start, 1 Stop

Table 21.1. UART0 Modes

21.1.1. Mode 0: Synchronous Mode

Mode 0 provides synchronous, half-duplex communication. Serial data is transmitted and received on the RX0 pin. The TX0 pin provides the shift clock for both transmit and receive. The MCU must be the master since it generates the shift clock for transmission in both directions (see the interconnect diagram in Figure 21.3).

Data transmission begins when an instruction writes a data byte to the SBUF0 register. Eight data bits are transferred LSB first (see the timing diagram in Figure 21.2), and the TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the eighth bit time. Data reception begins when the REN0 Receive Enable bit (SCON0.4) is set to logic 1 and the RI0 Receive Interrupt Flag (SCON0.0) is cleared. One cycle after the eighth bit is shifted in, the RI0 flag is set and reception stops until software clears the RI0 bit. An interrupt will occur if enabled when either TI0 or RI0 are set.

The Mode 0 baud rate is SYSCLK/12. RX0 is forced to open-drain in Mode 0, and an external pullup will typically be required.







SFR Definition 21.2. SSTA0: UART0 Status and Clock Selection

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
FE0	RXOV0	TXCOL0	SMOD0	S0TCLK1	S0TCLK0	S0RCLK1	S0RCLK0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
							SFR Address:	0x91				
	SFR Page											
Bit7.	FE0: Frame	Error Elag										
Diti'.	This flag indicates if an invalid (low) STOP bit is detected.											
	0: Frame Error has not been detected											
	1: Frame Error has been detected.											
Bit6:	RXOV0: Red	ceive Overru	un Flag.									
	This flag ind	icates new of	data has b	een latche	d into the re	eceive buffe	er before sof	tware has				
	read the pre	vious byte.										
		verrun has	hoon dot	detected.								
Bit5		ansmit Colli	sion Flag	Ecleu.								
Dito.	This flag indi	icates user :	software h	as written	to the SBUF	-0 register v	while a trans	mission is in				
	progress.					Ũ						
	0: Transmiss	sion Collisio	n has not	been deteo	cted.							
D 114	1: Transmiss	sion Collisio	n has bee	n detected								
Bit4:	SMODU: UA	RIU Baud H	Rate Doub	oler Enable	Inction of th		aud rata loa	io for config				
	urations des	cribed in the		section			auu rate iog	ic for coning-				
	0: UART0 ba	aud rate div	ide-by-two	enabled.								
	1: UART0 ba	aud rate div	ide-by-two	disabled.								
Bits3-2:	UART0 Tran	ismit Baud F	Rate Clock	< Selection	Bits.							
	S0TCLK1	S0TCLK0	Sei	rial Transn	nit Baud Ra	ate Clock S	Source]				
	0	0	Tir	mer 1 gene	rates UAR	T0 TX Baud	l Rate					
	0	1	Timer	2 Overflow	generates	UART0 TX	baud rate					
	1	0	Timer	3 Overflow	generates	UARTO TX	baud rate	-				
	1	1	l imer	4 Overflow	generates	UARIO IX	baud rate					
Bits1₋0 [.]	LIARTO Rec	eive Baud F	ate Clock	Selection	Rits							
Dito i o.		ono Baaa i			Ditto							
	S0RCLK1	S0RCLK0	Se	rial Receiv	ve Baud Ra	te Clock S	ource]				
	0	0	Tir	ner 1 gene	rates UART	F0 RX Bauc	Rate					
	0	1	Timer 2	2 Overflow	generates	UART0 RX	baud rate					
	1	0	Timer	3 Overflow	generates	UART0 RX	baud rate					
	1	1	Timer 4	4 Overflow	generates	UART0 RX	baud rate	J				
Image: Control of the coversion generates OARTO TX badd rate 1 1 1 1 Timer 4 Overflow generates UARTO TX badd rate Bits1-0: UARTO Receive Baud Rate Clock Selection Bits SORCLK1 SORCLK0 Serial Receive Baud Rate Clock Source 0 0 Timer 1 generates UARTO RX Baud Rate 0 1 Timer 2 Overflow generates UARTO RX baud rate 1 0 Timer 3 Overflow generates UARTO RX baud rate 1 1 Timer 4 Overflow generates UARTO RX baud rate												



SFR Definition 23.3. CKCON: Clock Control

			DAA			DAA		Depart Value
R/W	R/ VV	K/W			R/W		R/W	
-	-	-			-	SCAT	SCAU	
Bit/	Bito	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address	:: 0x8E
							SFR Page	. 0
Dito7 5:		Bood - 000	$\Delta M/rito = dc$	n't oaro				
DIIS7-0.	T1M: Time		J, White – ut	ni cale.				
DIL 4 .	This select	the clock se	ieci. Nirce supplie	d to Timer	1 T1Mici	anored wher		t to logic 1
	0. Timer 1	uses the clo	ck defined h	v the prese:	ale hits Si		10/11/336	
	1 [.] Timer 1	uses the svs	tem clock	y the preset		041-0040.		
Bit3 [.]	TOM: Time	r 0 Clock Se	lect					
2.001	This bit sel	ects the cloc	k source su	pplied to Tir	ner 0. TON	/ is ianored	when C/T0 i	s set to
	logic 1.					giveres		
	0: Counter	/Timer 0 use	s the clock o	defined by th	ne prescal	e bits, SCA1	-SCA0.	
	1: Counter	/Timer 0 use	s the systen	n clock.	•			
Bit2:	UNUSED.	Read = 0b, \	Nrite = don'i	t care.				
Bits1-0:	SCA1-SCA	0: Timer 0/1	Prescale B	its				
	These bits	control the c	livision of the	e clock sup	olied to Tir	ner 0 and/or	Timer 1 if c	onfigured
	to use pres	scaled clock	inputs.					
	SCA1	SCA0	Presc	aled Clock				
	0	0	System clo	ck divided b	y 12			
	0	1	System clo	ock divided	by 4			
	1	0	System clo	ck divided b	y 48			
	1	1	External cl	ock divided	by 8			

SFR Definition 23.4. TL0: Timer 0 Low Byte





C8051F040/1/2/3/4/5/6/7

SFR Definition 23.9. TMRnCF: Timer n Configuration

			R/W	R/W	R/W	R/W	RW	Reset Value	
-	-	-	TnM1	TnM0	TOGn	TnOE	DCEN	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable	
SFR Address: TMR2CF:0xC9;TMR3CF:0xC9;TMR4CF:0xC9 SFR Page TMR2CF: page 0;TMR3CF: page 1;TMR4CF: page 2									
Bit7-5: Bit4-3:	Reserved. TnM1 and Tr Bits used to s (SYSCLK), S divided by 8. 00: SYSCLK 01: SYSCLK 10: EXTERN 11: SYSCLK	nM0: Timer select the T SYSCLK div Clock sour /12 AL CLOCK	Clock Mode imer clock s ided by 2 o ce is select /8	e Select Bits source. The r 12, or an e ed as follow	s. sources ca external cloo vs:	in be the Sy ck signal roi	rstem Cloc uted to Tn	:k (port pin)	
Bit2:	TOGn: Toggle output state bit. When timer is used to toggle a port pin, this bit can be used to read the state of the output, or								
Bit1:	TnOE: Timer This bit enab port pin. <u>NOTE</u> : A time CP/RLn = 0 C/Tn = 0 TnOE = 1 Load RCAPr page 300).	output ena les the time er is configu	ble bit. r to output ured for Squ	a 50% duty uare Wave of	cycle output <i>Output as fo</i> ion 23.1. S	ut to the time bllows: Square Wav	er's assigr re Freque	ned external	
Bit0:	 Configure Port Pin for output (See Section "17. Port Input/Output" on page 203). 0: Output of toggle mode not available at Timers' assigned port pin. 1: Output of toggle mode available at Timers' assigned port pin. DCEN: Decrement Enable Bit. This bit enables the timer to count up or down as determined by the state of TnEX. 0: Timer will count up, regardless of the state of TnEX. 1: Timer will count up or down depending on the state of TnEX as follows: if TnEX = 0, the timer counts DOWN if TnEX = 1, the timer counts UP. 								



24.2.1. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes PCA0 to capture the value of the PCA0 counter/ timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software.

Note: The signal at the CEXn pin must be logic high or low for at least two system clock cycles in order for it to be recognized as valid by the hardware.



Figure 24.4. PCA Capture Mode Diagram



JTAG Register Definition 25.4. FLASHDAT: JTAG Flash Data

								Reset Value	
								0000000000	
Bit9							Bit0	_	
This register is used to read or write data to the Flash memory across the JTAG interface.									
Bits9-2:	DATA7-0: Flash Data Byte.								
Bit1: FAIL: Flash Fail Bit.									
0: Previous Flash memory operation was successful.									
 Previous Flash memory operation failed. Usually indicates the associated memory log tion was locked. 									
Bit0:	t0: BUSY: Flash Busy Bit.								
	0: Flash interface logic is not busy.								
	1: Flash interface logic is processing a request. Reads or writes while BUSY = 1 will not								
	initiate an	other opera	ation.						

JTAG Register Definition 25.5. FLASHADR: JTAG Flash Address

								Reset Value 0x0000
Bit15	1			1			Bit0	
This register holds the address for all JTAG Flash read, write, and erase operations. This register auto- increments after each read or write, regardless of whether the operation succeeded or failed.								
Bits15-0: Flash Operation 16-bit Address.								

