

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	CANbus, EBI/EMI, SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	32
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25К х 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x8b, 13x12b; D/A 2x10b, 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f041r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. System Overview

The C8051F04x family of devices are fully integrated mixed-signal System-on-a-Chip MCUs with 64 digital I/O pins (C8051F040/2/4/6) or 32 digital I/O pins (C8051F041/3/5/7), and an integrated CAN 2.0B controller. Highlighted features are listed below; refer to Table 1.1 for specific product feature selection.

- High-Speed pipelined 8051-compatible CIP-51 microcontroller core (up to 25 MIPS)
- Controller Area Network (CAN 2.0B) Controller with 32 message objects, each with its own indentifier mask.
- In-system, full-speed, non-intrusive debug interface (on-chip)
- True 12-bit (C8051F040/1) or 10-bit (C8051F042/3/4/5/6/7) 100 ksps 8-channel ADC with PGA and analog multiplexer
- High Voltage Difference Amplifier input to the 12/10-bit ADC (60 V Peak-to-Peak) with programmable gain.
- True 8-bit 500 ksps 8-channel ADC with PGA and analog multiplexer (C8051F040/1/2/3)
- Two 12-bit DACs with programmable update scheduling (C8051F040/1/2/3)
- 64 kB (C8051F040/1/2/3/4/5) or 32 kB (C8051F046/7) of in-system programmable Flash memory
- 4352 (4096 + 256) bytes of on-chip RAM
- External Data Memory Interface with 64 kB address space
- SPI, SMBus/I²C, and (2) UART serial interfaces implemented in hardware
- Five general purpose 16-bit Timers
- Programmable Counter/Timer Array with six capture/compare modules
- On-chip Watchdog Timer, V_{DD} Monitor, and Temperature Sensor

With on-chip V_{DD} monitor, Watchdog Timer, and clock oscillator, the C8051F04x family of devices are truly stand-alone System-on-a-Chip solutions. All analog and digital peripherals are enabled/disabled and configured by user firmware. The Flash memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware.

On-board JTAG debug circuitry allows non-intrusive (uses no on-chip resources), full speed, in-circuit programming and debugging using the production MCU installed in the final application. This debug system supports inspection and modification of memory and registers, setting breakpoints, watchpoints, single stepping, Run, and Halt commands. All analog and digital peripherals are fully functional while debugging using JTAG.

Each MCU is specified for 2.7 V to 3.6 V operation over the industrial temperature range (-45 to +85 $^{\circ}$ C). The Port I/Os, /RST, and JTAG pins are tolerant for input signals up to 5 V. The C8051F040/2/4/6 are available in a 100-pin TQFP and the C8051F041/3/5/7 are available in a 64-pin TQFP.



C8051F040/1/2/3/4/5/6/7

Ordering Part Number	MIPS (Peak)	Flash Memory	RAM	External Memory Interface	SMBus/I ² C and SPI	CAN	UARTS	Timers (16-bit)	Programmable Counter Array	Digital Port I/O's	12-bit 100ksps ADC	10-bit 100ksps ADC	8-bit 500 ksps ADC Inputs	High Voltage Diff Amp	Voltage Reference	Temperature Sensor	DAC Resolution (bits)	DAC Outputs	Analog Comparators	Lead-free (RoHS Compliant)	Package
C8051F040	25	64 kB	4352	✓	\checkmark	\checkmark	2	5	✓	64	\checkmark	-	8	\checkmark	\checkmark	\checkmark	12	2	3	-	100TQFP
C8051F040-GQ	25	64 kB	4352	\checkmark	\checkmark	\checkmark	2	5	✓	64	✓	-	8	\checkmark	\checkmark	\checkmark	12	2	3	\checkmark	100TQFP
C8051F041	25	64 kB	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	\checkmark	-	8	\checkmark	\checkmark	\checkmark	12	2	3	-	64TQFP
C8051F041-GQ	25	64 kB	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	\checkmark	-	8	\checkmark	\checkmark	\checkmark	12	2	3	\checkmark	64TQFP
C8051F042	25	64 kB	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	64	-	\checkmark	8	\checkmark	\checkmark	\checkmark	12	2	3	-	100TQFP
C8051F042-GQ	25	64 kB	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	64	-	\checkmark	8	\checkmark	\checkmark	\checkmark	12	2	3	\checkmark	100TQFP
C8051F043	25	64 kB	4352	\checkmark	\checkmark	\checkmark	2	5	✓	32	-	\checkmark	8	\checkmark	\checkmark	\checkmark	12	2	3	-	64TQFP
C8051F043-GQ	25	64 kB	4352	\checkmark	\checkmark	\checkmark	2	5	✓	32	-	\checkmark	8	\checkmark	\checkmark	\checkmark	12	2	3	\checkmark	64TQFP
C8051F044	25	64 kB	4352	\checkmark	\checkmark	~	2	5	✓	64	-	\checkmark		\checkmark	\checkmark	\checkmark			3	-	100TQFP
C8051F044-GQ	25	64 kB	4352	\checkmark	\checkmark	\checkmark	2	5	✓	64	-	\checkmark		\checkmark	\checkmark	\checkmark			3	~	100TQFP
C8051F045	25	64 kB	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	-	\checkmark		\checkmark	\checkmark	\checkmark			3	-	64TQFP
C8051F045-GQ	25	64 kB	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	-	\checkmark		\checkmark	\checkmark	\checkmark			3	\checkmark	64TQFP
C8051F046	25	32 kB	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	64	-	\checkmark		\checkmark	\checkmark	\checkmark			3	-	100TQFP
C8051F046-GQ	25	32 kB	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	64	-	\checkmark		\checkmark	\checkmark	\checkmark			3	\checkmark	100TQFP
C8051F047	25	32 kB	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	-	\checkmark		\checkmark	\checkmark	\checkmark			3	-	64TQFP
C8051F047-GQ	25	32 kB	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	-	\checkmark		\checkmark	\checkmark	\checkmark			3	\checkmark	64TQFP

 Table 1.1. Product Selection Guide



1.3. JTAG Debug and Boundary Scan

The C8051F04x family has on-chip JTAG boundary scan and debug circuitry that provides *non-intrusive*, *full speed, in-circuit debugging using the production part installed in the end application*, via the four-pin JTAG interface. The JTAG port is fully compliant to IEEE 1149.1, providing full boundary scan for test and manufacturing purposes.

Silicon Labs' debugging system supports inspection and modification of memory and registers, breakpoints, watchpoints, a stack monitor, and single stepping. No additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADC and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized with instruction execution.

The C8051F040DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8051F04x MCUs. The development kit includes two target boards and a cable to facilitate evaluating a simple CAN communication network. The kit also includes software with a developer's studio and debugger, a target application board with the associated MCU installed, and the required cables and wall-mount power supply. The Serial Adapter takes its power from the application board; it requires roughly 20 mA at 2.7-3.6 V. For applications where there is not sufficient power available from the target system, the provided power supply can be connected directly to the Serial Adapter.

Silicon Labs' debug environment is a vastly superior configuration for developing and debugging embedded applications compared to standard MCU emulators, which use on-board "ICE Chips" and target cables and require the MCU in the application board to be socketed. Silicon Labs' debug environment both increases ease of use and preserves the performance of the precision, on-chip analog peripherals.



Figure 1.8. Development/In-System Debug Diagram



1.10. Comparators and DACs

Each C8051F040/1/2/3 MCU has two 12-bit DACs, and all C8051F04x devices have three comparators on chip. The MCU data and control interface to each comparator and DAC is via the Special Function Registers. The MCU can place any DAC or comparator in low power shutdown mode.

The comparators have software programmable hysteresis and response time. Each comparator can generate an interrupt on its rising edge, falling edge, or both; these interrupts are capable of waking up the MCU from sleep mode. The comparators' output state can also be polled in software. The comparator outputs can be programmed to appear on the Port I/O pins via the Crossbar.

The DACs are voltage output mode and include a flexible output scheduling mechanism. This scheduling mechanism allows DAC output updates to be forced by a software write or a Timer 2, 3, or 4 overflow. The DAC voltage reference is supplied via the dedicated VREFD input pin on C8051F040/2 devices or via the internal voltage reference on C8051F041/3 devices. The DACs are especially useful as references for the comparators or offsets for the differential inputs of the ADC.



Figure 1.14. Comparator and DAC Diagram



P6.2/A10m/A2 P6.3/A11m/A3 P6.4/A12m/A4 P6.0/A8m/A0 P6.1/A9m/A1 DAC1 P4.0 P4.1 P4.2 P4.3 P4.4 P4.5/ALE P5.0/A8 P5.1/A9 P5.2/A10 P5.3/A11 P5.4/A12 P5.5/A13 P5.6/A14 P5.7/A15 P4.6/RD P4.7/WR DGND DAC0 100 8 86 88 8 8 5 8 8 22 8 8 2 88 8 ₹ 8 2 2 88 2 1 2 75 P6.5/A13m/A5 TMS 1 TCK 2 74 P6.6/A14m/A6 3 TDI 73 P6.7/A15m/A7 4 72 P7.0/AD0/D0 TDO 5 71 P7.1/AD1/D1 /RST CANRX 6 70 P7.2/AD2/D2 7 69 P7.3/AD3/D3 CANTX AV+ 8 68 P7.4/AD4/D4 AGND 9 67 P7.5/AD5/D5 AGND 10 66 P7.6/AD6/D6 AV+ 11 65 P7.7/AD7/D7 VREF 12 64 VDD C8051F040/2/4/6 AGND 13 63 DGND AV+ 14 62 P0.0 61 P0.1 VREFD 15 60 P0.2 VREF0 16 VREF2 17 59 P0.3 58 P0.4 AIN0.0 18 57 P0.5/ALE AIN0.1 19 56 P0.6/RD AIN0.2 20 AIN0.3 21 55 P0.7/WR HVCAP 22 54 P3.0/AD0/D0 HVREF 23 53 P3.1/AD1/D1 52 P3.2/AD2/D2 HVAIN+ 24 HVAIN- 25 51 P3.3/AD3/D3 [4] 26 27 2 P1.6/AIN2.6/A14 [P1.5/AIN2.5/A13] P1.1/AIN2.1/A9 [P1.0/AIN2.0/A8 [P2.7/A15m/A7 P2.6/A14m/A6 P2.5/A13m/A5 P2.4/A13m/A4 P2.4/A12m/A4 P2.3/A11m/A3 DQ DGND P2.0/A8m/A0 | P3.7/AD7/D7 | P3.6/AD6/D6 | P3.5/AD5/D5 | P3.4/AD4/D4 | XTAL1 XTAL2 MONEN P1.4/AIN2.4/A12 P1.2/AIN2.2/A10 P2.2/A10m/A2 P1.7/AIN2.7/A15 P1.3/AIN2.3/A11 P2.1/A9m/A1

Figure 4.1. TQFP-100 Pinout Diagram



C8051F040/1/2/3/4/5/6/7

6.1.1. Analog Input Configuration

The analog multiplexer routes signals from external analog input pins, Port 3 I/O pins (programmed to be analog inputs), a High Voltage Difference Amplifier, and an on-chip temperature sensor as shown in Figure 6.2.



Figure 6.2. Analog Input Diagram

Analog signals may be input from four external analog input pins (AIN0.0 through AIN0.3) as differential or single-ended measurements. Additionally, Port 3 I/O Port Pins may be configured to input analog signals. Port 3 pins configured as analog inputs are selected using the Port Pin Selection register (AMX0PRT). Any number of Port 3 pins may be selected simultaneously as inputs to the AMUX. Even numbered Port 3 pins and odd numbered Port 3 pins are routed to separate AMUX inputs. (**Note:** Even port pins and odd port pins that are simultaneously selected will be shorted together as "wired-OR".) In this way, differential measurements may be made when using the Port 3 pins (voltage difference between selected even and odd Port 3 pins) as shown in Figure 6.2.

The High-Voltage Difference Amplifier (HVDA) will accept analog input signals and reject up to 60 volts common-mode for differential measurement of up to the reference voltage to the ADC (0 to VREF volts). The output of the HVDA can be selected as an input to the ADC using the AMUX as any other channel is selected for measurement.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
PAIN7E	N PAIN6EN	PAIN5EN	PAIN4EN	PAIN3EN	PAIN2EN	PAIN1EN	PAIN0EN	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0]		
							SFR Address:	0xBA		
							SFR Page:	0		
Bit7:	PAIN7EN: P	in 7 Analog	Input Enab	ole Bit						
	0: P3.7 is not selected as an analog input to the AMUX.									
B 140	1: P3.7 is se	lected as a	n analog inj	put to the A	MUX.					
Bit6:	PAIN6EN: P	in 6 Analog	Input Enab	le Bit						
	0: P3.6 is no	t selected a	as an analog	g input to th	e AMUX.					
D:46.	1: P3.6 IS SE	lected as a	n analog inj	put to the A	MUX.					
BIt5:	PAINSEN: P	in 5 Analog	Input Enab							
			as an analog	g input to the						
Dit4		iecteu as a	In analog inj							
DIL4.	0. D2 4 is no	in 4 Analog	input Enab	ne bil a input to th						
	1. P3 4 is no	lected as a	n analog ini	y input to the Al						
Rit3.		in 3 Analog	Innut Enab	Da Rit						
Dito.	0. P3 3 is no	it selected a	as an analo	a input to th						
	1: P3 3 is en	abled as ar	analog inr	but to the Al						
Bit2 [.]	PAIN2EN P	in 2 Analog	Input Enab	ole Bit						
Ditt.	0: P3.2 is no	t selected a	as an analo	a input to th	e AMUX.					
	1: P3.2 is en	abled as ar	n analog ing	out to the Al	MUX.					
Bit1:	PAIN1EN: P	in 1 Analog	Input Enab	le Bit	_					
	0: P3.1 is no	t selected a	as an analo	g input to th	e AMUX.					
	1: P3.1 is en	abled as ar	n analog inp	out to the Al	MUX.					
Bit0:	PAIN0EN: P	in 0 Analog	Input Enab	le Bit						
	0: P3.0 is no	t selected a	as an analo	g input to th	e AMUX.					
	1: P3.0 is en	abled as ar	n analog inp	out to the AM	MUX.					
NOTE: A	NOTE: Any number of Port 3 pins may be selected simultaneously inputs to the AMUX. Odd num-									
	bered and even numbered pins that are selected simultaneously are shorted together as									
	wired-OR".									

SFR Definition 6.3. AMX0PRT: Port 3 Pin Selection





A. ADC Timing for External Trigger Source

Figure 6.4. 10-Bit ADC Track and Conversion Example Timing



C8051F040/1/2/3/4/5/6/7

SFR Definition 6.7. ADC0H: ADC0 Data Word MSB

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
							SFR Address SFR Page	s: 0xBF e: 0	
Bits7-0:	 7-0: ADC0 Data Word High-Order Bits. For AD0LJST = 0: Bits 7-2 are the sign extension of Bit 1. Bits 0 and 1 are the upper 2 bits of the 10-bit ADC0 Data Word. For AD0LJST = 1: Bits 7-0 are the most-significant bits of the 10-bit ADC0 Data Word. 								

SFR Definition 6.8. ADC0L: ADC0 Data Word LSB





Table 10.1. Voltage Reference Electrical Characteristics V_{DD} = 3.0 V, AV+ = 3.0 V, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Мах	Units			
Internal Reference (REFBE = 1)								
Output Voltage	25 °C ambient	2.36	2.43	2.48	V			
VREF Short-Circuit Current		—	_	30	mA			
VREF Temperature Coefficient		-	15	_	ppm/°C			
Load Regulation	Load = 0 to 200 µA to AGND	-	0.5	_	ppm/µA			
VREF Turn-on Time 1	4.7 μF tantalum, 0.1 μF ceramic bypass	-	2	_	ms			
VREF Turn-on Time 2	0.1 µF ceramic bypass	—	20		μs			
VREF Turn-on Time 3	no bypass cap	-	10	_	μs			
Reference Buffer Power Sup- ply Current		-	40	_	μA			
Power Supply Rejection		—	140	_	ppm/V			
External Reference (REFBE =	0)							
Input Voltage Range		1.00	—	(AV+) – 0.3	V			
Input Current		—	0	1	μA			



SFR Definition 11.2. CPTnMD: Comparator Mode Selection

R/W	R/W	R/W	R/W	R	R	R/W	R/W	Reset Value
-	-	CPnRIE	CPnFIE	-	-	CPnMD1	CPnMD0	00000010
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	1
SFR Addre	SFR Address: CPT0MD: 0x89; CPT1MD: 0x89;CPT2MD: 0x89							
SFR Pa	SFR Page: CPT0MD:page 1;CPT1MD:page 2; CPT2MD:page 3							
Bits7-6:	ts7-6: UNUSED. Read = 00b, Write = don't care.							
Bit 5:	CPnRIE: Co	omparator R	lising-Edge	Interrupt En	able Bit.			
	0: Compara	tor rising-ec	lge interrupt	disabled.				
	1: Compara	tor rising-ec	lge interrupt	enabled.				
Bit 4:	CPnFIE: Co	omparator F	alling-Edge	Interrupt En	able Bit.			
	0: Comparator falling-edge interrupt disabled.							
	1: Compara	itor falling-e	dge interrup	t enabled.				
Bits3-2:	UNUSED. H	Read = 00b,	Write = don	i't care.				
Bits1-0:	CPnMD1-C	PnMD0: Co	mparator Mo	ode Select				
	I nese bits s	select the re	sponse time	e for the Cor	nparator.			
	Modo			CPn Tyni	cal Poeno	neo Timo	1	
				Eastos	t Docnonce			
	0	0	0	Fasies	i nesponse			
		0	1					
	2	1	0		_			
	3 1 1 Lowest Power Consumption							



and a RET pops two record bits, also.) The stack record circuitry can also detect an overflow or underflow on the 32-bit shift register, and can notify the debug software even with the MCU running at speed.

12.2.6. Special Function Registers

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFR's). The SFR's provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFR's found in a typical 8051 implementation as well as implementing additional SFR's used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51[™] instruction set. Table 12.2 lists the SFR's implemented in the CIP-51 System Controller.

The SFR registers are accessed whenever the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFR's with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, P1, SCON, IE, etc.) are bit-addressable as well as byte-addressable. All other SFR's are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 12.3, for a detailed description of each register.

12.2.6.1. SFR Paging

The CIP-51 features *SFR paging*, allowing the device to map many SFR's into the 0x80 to 0xFF memory address space. The SFR memory space has 256 *pages*. In this way, each memory location from 0x80 to 0xFF can access up to 256 SFR's. The C8051F04x family of devices utilizes five SFR pages: 0, 1, 2, 3, and F. SFR pages are selected using the Special Function Register Page Selection register, SFRPAGE (see SFR Definition 12.2). The procedure for reading and writing an SFR is as follows:

- 1. Select the appropriate SFR page number using the SFRPAGE register.
- 2. Use direct accessing mode to read or write the special function register (MOV instruction).

12.2.6.2. Interrupts and SFR Paging

When an interrupt occurs, the SFR Page Register will automatically switch to the SFR page containing the flag bit that caused the interrupt. The automatic SFR Page switch function conveniently removes the burden of switching SFR pages from the interrupt service routine. Upon execution of the RETI instruction, the SFR page is automatically restored to the SFR Page in use prior to the interrupt. This is accomplished via a three-byte *SFR Page Stack*. The top byte of the stack is SFRPAGE, the current SFR Page. The second byte of the SFR Page Stack is SFRNEXT. The third, or bottom byte of the SFR Page Stack is SFRLAST. On interrupt, the current SFRPAGE value is pushed to the SFR Page containing the flag bit associated with the interrupt. On a return from interrupt, the SFR Page Stack is popped resulting in the value of SFRNEXT returning to the SFRPAGE register, thereby restoring the SFR page context without software intervention. The value in SFRLAST (0x00 if there is no SFR Page value in the bottom of the stack) of the stack is placed in SFRNEXT register. If desired, the values stored in SFRNEXT and SFRLAST may be modified during an interrupt, enabling the CPU to return to a different SFR Page upon execution of the RETI instruction (on interrupt exit). Modifying registers in the SFR Page Stack does not cause a push or pop of the stack. Only interrupt calls and returns will cause push/pop operations on the SFR Page Stack.



Table 13.1. Reset Electrical Characteristics

-40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
RST Output Low Voltage	I_{OL} = 8.5 mA, V_{DD} = 2.7 V to 3.6 V			0.6	V
RST Input High Voltage		0.7 x V _{DD}	_	_	V
RST Input Low Voltage		_	_	0.3 x V _{DD}	
RST Input Leakage Current	RST = 0.0 V	_	50	—	μA
V _{DD} for /RST Output Valid		1.0	_	—	V
AV+ for /RST Output Valid		1.0	—	—	V
V_{DD} POR Threshold (V_{RST})		2.40	2.55	2.70	V
Minimum /RST Low Time to Generate a System Reset		10			ns
Reset Time Delay	$\overline{\text{RST}}$ rising edge after V_{DD} crosses V_{RST} threshold	80	100	120	ms
Missing Clock Detector Timeout	Time from last system clock to reset initiation	100	220	500	μs



19.4. SMBus Special Function Registers

The SMBus0 serial interface is accessed and controlled through five SFRs: SMB0CN Control Register, SMB0CR Clock Rate Register, SMB0ADR Address Register, SMB0DAT Data Register and SMB0STA Status Register. The five special function registers related to the operation of the SMBus0 interface are described in the following sections.

19.4.1. Control Register

The SMBus0 Control register SMB0CN is used to configure and control the SMBus0 interface. All of the bits in the register can be read or written by software. Two of the control bits are also affected by the SMBus0 hardware. The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by the hardware when a valid serial interrupt condition occurs. It can only be cleared by software. The Stop flag (STO, SMB0CN.4) is set to logic 1 by software. It is cleared to logic 0 by hardware when a STOP condition is detected on the bus.

Setting the ENSMB flag to logic 1 enables the SMBus0 interface. Clearing the ENSMB flag to logic 0 disables the SMBus0 interface and removes it from the bus. Momentarily clearing the ENSMB flag and then resetting it to logic 1 will reset SMBus0 communication. However, ENSMB should not be used to temporarily remove a device from the bus since the bus state information will be lost. Instead, the Assert Acknowledge (AA) flag should be used to temporarily remove the device from the bus (see description of AA flag below).

Setting the Start flag (STA, SMB0CN.5) to logic 1 will put SMBus0 in a master mode. If the bus is free, SMBus0 will generate a START condition. If the bus is not free, SMBus0 waits for a STOP condition to free the bus and then generates a START condition after a 5 µs delay per the SMB0CR value (In accordance with the SMBus protocol, the SMBus0 interface also considers the bus free if the bus is idle for 50 µs and no STOP condition was recognized). If STA is set to logic 1 while SMBus0 is in master mode and one or more bytes have been transferred, a repeated START condition will be generated.

When the Stop flag (STO, SMB0CN.4) is set to logic 1 while the SMBus0 interface is in master mode, the interface generates a STOP condition. In a slave mode, the STO flag may be used to recover from an error condition. In this case, a STOP condition is not generated on the bus, but the SMBus hardware behaves as if a STOP condition has been received and enters the "not addressed" slave receiver mode. Note that this simulated STOP will not cause the bus to appear free to SMBus0. The bus will remain occupied until a STOP appears on the bus or a Bus Free Timeout occurs. Hardware automatically clears the STO flag to logic 0 when a STOP condition is detected on the bus.

The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by hardware when the SMBus0 interface enters any one of the 28 possible states except the Idle state. If interrupts are enabled for the SMBus0 interface, an interrupt request is generated when the SI flag is set. The SI flag must be cleared by software.

Important Note: If SI is set to logic 1 while the SCL line is low, the clock-low period of the serial clock will be stretched and the serial transfer is suspended until SI is cleared to logic 0. A high level on SCL is not affected by the setting of the SI flag.

The Assert Acknowledge flag (AA, SMB0CN.2) is used to set the level of the SDA line during the acknowledge clock cycle on the SCL line. Setting the AA flag to logic 1 will cause an ACK (low level on SDA) to be sent during the acknowledge cycle if the device has been addressed. Setting the AA flag to logic 0 will cause a NACK (high level on SDA) to be sent during acknowledge cycle. After the transmission of a byte in slave mode, the slave can be temporarily removed from the bus by clearing the AA flag. The slave's own address and general call address will be ignored. To resume operation on the bus, the AA flag must be reset to logic 1 to allow the slave's address to be recognized.



19.4.2. Clock Rate Register

SFR Definition 19.2. SMB0CR: SMBus0 Clock Rate

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres	s: 0xCF
							SFR Page	e: U
Bits7-0:	SMB0CR.[7:	01: SMBus) Clock Rat	e Preset				
2.00. 01	The SMB0C	R Clock Ra	te register o	controls the	frequency	of the serial	clock SCL	in master
	mode. The 8	B-bit word st	ored in the	SMB0CR F	legister pre	loads a ded	licated 8-bi	t timer. The
	timer counts	up, and wh	en it rolls o	ver to 0x00	, the SCL Ic	ogic state to	ggles.	
		Deettine et		المناهما المنتقا	a fallaudaa			
		R setting sr	10010 DE DO	unaea by th BOCR and	e tollowing	equation, w	vnere S <i>IVIB</i> clock freg	UCR is the
	unsigned o-r		egister Sivi	DUCIN, and	ST SOLN IS	the system	CIOCK ITEQ	dency in riz.
	SM	BOCR < ((288 - 0.8)	$5 \times SYSC$	LK)/1.124	4E6)		
	The resulting	g SCL signa	al high and l	low times ar	e given by	the followin	g equation	S:
		T	- (256	SMROC	P)/SVSC	TI K		
		¹ LO	W = (230)	- <i>SMD</i> 0C	<i>(K)</i> / 515C	LIN		
		-						
		T_{HIGH}	$\equiv (258 - S)$	MB0CR)/	SYSCLK	+625ns		
	Using the sa	ime value o	f SMB0CR	from above	, the Bus Fi	ree Timeout	t period is g	given in the
	tollowing equ	uation:						
		T_{PET}	$\leq 10 \times \frac{(250)}{2}$	<u>6 – SMB0</u>	(CR) + 1			
		D Г 1		SYSCL	K			



Mode	Status Code	SMBus State	Typical Action				
	0x60	Own slave address + W received. ACK trans- mitted.	Wait for data.				
	0x68	Arbitration lost in sending SLA + R/W as mas- ter. Own address + W received. ACK transmit- ted.	Save current data for retry when bus is free. Wait for data.				
Ļ	0x70	General call address received. ACK transmit- ted.	Wait for data.				
Receive	0x78	Arbitration lost in sending SLA + R/W as mas- ter. General call address received. ACK trans- mitted.	Save current data for retry when bus is free.				
Slave	0x80	Data byte received. ACK transmitted.	Read SMB0DAT. Wait for next byte or STOP.				
0,	0x88	Data byte received. NACK transmitted.	Set STO to reset SMBus.				
	0x90	Data byte received after general call address. ACK transmitted.	Read SMB0DAT. Wait for next byte or STOP.				
	0x98	Data byte received after general call address. NACK transmitted.	Set STO to reset SMBus.				
	0xA0	STOP or repeated START received.	No action necessary.				
	0xA8	Own address + R received. ACK transmitted.	Load SMB0DAT with data to transmit.				
nsmitter	0xB0	Arbitration lost in transmitting SLA + R/W as master. Own address + R received. ACK transmitted.	Save current data for retry when bus is free. Load SMB0DAT with data to transmit.				
Tra	0xB8	Data byte transmitted. ACK received.	Load SMB0DAT with data to transmit.				
ave	0xC0	Data byte transmitted. NACK received.	Wait for STOP.				
Sia	0xC8	Last data byte transmitted (AA=0). ACK received.	Set STO to reset SMBus.				
Slave	0xD0	SCL Clock High Timer per SMB0CR timed out	Set STO to reset SMBus.				
=	0x00	Bus Error (illegal START or STOP)	Set STO to reset SMBus.				
A	0xF8	Idle	State does not set SI.				

Table 19.1. SMB0STA Status Codes and States (Continued)



21.1.2. Mode 1: 8-Bit UART, Variable Baud Rate

Mode 1 provides standard asynchronous, full-duplex communication using a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted from the TX0 pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if SM20 is logic 1, the stop bit must be logic 1.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 are set.



Figure 21.4. UART0 Mode 1 Timing Diagram

The baud rate generated in Mode 1 is a function of timer overflow, shown in Equation 21.1 and Equation 21.3. UARTO can use Timer 1 operating in *8-Bit Auto-Reload Mode*, or Timer 2, 3, or 4 operating in *Auto-reload Mode* to generate the baud rate (note that the TX and RX clocks are selected separately). On each timer overflow event (a rollover from all ones—0xFF for Timer 1, 0xFFFF for Timers 2, 3 and 4— to zero) a clock is sent to the baud rate logic.

Timers 1, 2, 3, and 4 are selected as the baud rate source with bits in the SSTA0 register (see SFR Definition 21.2). The transmit baud rate clock is selected using the S0TCLK1 and S0TCLK0 bits, and the receive baud rate clock is selected using the S0RCLK1 and S0RCLK0 bits.

The Mode 1 baud rate equations are shown below, where T1M is bit4 of register CKCON, TH1 is the 8-bit reload register for Timer 1, and [RCAPnH, RCAPnL] is the 16-bit reload register for Timer 2, 3, or 4.

When SMOD0 = 0:

Mode1_BaudRate = $1/32 \times \text{Timer1}_\text{OverflowRate}$

When SMOD0 = 1:

Mode1_BaudRate = $1/16 \times \text{Timer1}_\text{OverflowRate}$

Equation 21.1. Mode 1 Baud Rate using Timer 1

The Timer 1 overflow rate is determined by the Timer 1 clock source (T1CLK) and reload value (TH1). The frequency of T1CLK is selected as described in **Section "23.1. Timer 0 and Timer 1" on page 289**. The Timer 1 overflow rate is calculated as shown in Equation 21.2.



23.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from 0xFF to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is low.



Figure 23.2. T0 Mode 2 Block Diagram



C8051F040/1/2/3/4/5/6/7

SFR Definition 23.13. TMRnH Timer n High Byte





SFR Definition 24.4. PCA0L: PCA0 Counter/Timer Low Byte



SFR Definition 24.5. PCA0H: PCA0 Counter/Timer High Byte



