

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	16MHz
Connectivity	
Peripherals	LVD, POR, PWM, WDT
Number of I/O	4
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	8-SOIC
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08qd2cscr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





6.2	Pin Cor	ntrol — Pullup, Slew Rate and Drive Strength	68
6.3	Pin Beh	navior in Stop Modes	
6.4	Parallel	I/O Registers	69
	6.4.1	Port A Registers	69
	6.4.2	Port A Control Registers	70

## Chapter 7 Central Processor Unit (S08CPUV2)

7.1	Introduc	ction	73
	7.1.1	Features	73
7.2 Programmer's Model and CPU Registers			
	7.2.1	Accumulator (A)	74
	7.2.2	Index Register (H:X)	74
	7.2.3	Stack Pointer (SP)	75
	7.2.4	Program Counter (PC)	75
	7.2.5	Condition Code Register (CCR)	75
7.3	Address	sing Modes	77
	7.3.1	Inherent Addressing Mode (INH)	77
	7.3.2	Relative Addressing Mode (REL)	77
	7.3.3	Immediate Addressing Mode (IMM)	77
	7.3.4	Direct Addressing Mode (DIR)	77
	7.3.5	Extended Addressing Mode (EXT)	78
	7.3.6	Indexed Addressing Mode	78
7.4	Special	Operations	79
	7.4.1	Reset Sequence	79
	7.4.2	Interrupt Sequence	79
	7.4.3	Wait Mode Operation	80
	7.4.4	Stop Mode Operation	80
	7.4.5	BGND Instruction	81
7.5	HCS08	Instruction Set Summary	82

## Chapter 8 Analog-to-Digital Converter (ADC10V1)

8.1	Introduc	ction	93
	8.1.1	Module Configurations	94
	8.1.2	Features	97
	8.1.3	Block Diagram	97
8.2	Externa	l Signal Description	98
	8.2.1	Analog Power (V <sub>DDAD</sub> )	99
	8.2.2	Analog Ground (V <sub>SSAD</sub> )	99
	8.2.3	Voltage Reference High (V <sub>REFH</sub> )	99
	8.2.4	Voltage Reference Low (V <sub>REFL</sub> )	99
	8.2.5	Analog Channel Inputs (ADx)	99
8.3	Register	r Definition	99
	8.3.1	Status and Control Register 1 (ADCSC1)	99



# Chapter 1 Device Overview

# 1.1 Introduction

MC9S08QD4 series MCUs are members of the low-cost, high-performance HCS08 family of 8-bit microcontroller units (MCUs). All MCUs in the family use the enhanced HCS08 core and are available with a variety of modules, memory sizes, memory types, and package types.

# 1.2 Devices in the MC9S08QD4 Series

This data sheet covers:

- MC9S08QD4
- MC9S08QD2
- S9S08QD4
- S9S08QD2

#### NOTE

- The MC9S08QD4 and MC9S08QD2 devices are qualified for, and are intended to be used in, *consumer and industrial* applications.
- The S9S08QD4 and S9S08QD2 devices are qualified for, and are intended to be used in, *automotive* applications.

Table 1-1 summarizes the features available in the MCUs.



# Chapter 2 External Signal Description

This chapter describes signals that connect to package pins. It includes pinout diagrams, table of signal properties, and detailed discussions of signals.

# 2.1 Device Pin Assignment

Figure 2-1 shows the pin assignments for the 8-pin packages.



Figure 2-1. 8-Pin Packages

## 2.2 Recommended System Connections

Figure 2-2 shows pin connections that are common to almost all MC9S08QD4 series application systems.



# Chapter 3 Modes of Operation

# 3.1 Introduction

The operating modes of the MC9S08QD4 series are described in this chapter. Entry into each mode, exit from each mode, and functionality while in each of the modes are described.

## 3.2 Features

- Active background mode for code development
- Wait mode:
  - CPU shuts down to conserve power
  - System clocks running
  - Full voltage regulation maintained
- Stop modes:
  - CPU and bus clocks stopped
  - Stop2 Partial power down of internal circuits, RAM contents retained
  - Stop3 All internal circuits powered for fast recovery

## 3.3 Run Mode

This is the normal operating mode for the MC9S08QD4 series. This mode is selected when the BKGD/MS pin is high at the rising edge of reset. In this mode, the CPU executes code from internal memory with execution beginning at the address fetched from memory at 0xFFFE:0xFFFF after reset.

# 3.4 Active Background Mode

The active background mode functions are managed through the background debug controller (BDC) in the HCS08 core. The BDC provides the means for analyzing MCU operation during software development.

Active background mode is entered in any of five ways:

- When the BKGD/MS pin is low at the rising edge of reset
- When a BACKGROUND command is received through the BKGD pin
- When a BGND instruction is executed
- When encountering a BDC breakpoint

MC9S08QD4 Series MCU Data Sheet, Rev. 6



#### **Chapter 3 Modes of Operation**

After waking up from stop2, the PPDF bit in SPMSC2 is set. This flag may be used to direct user code to go to a stop2 recovery routine. PPDF remains set and the I/O pin states remain latched until a logic 1 is written to PPDACK in SPMSC2.

To maintain I/O state for pins that were configured as general-purpose I/O, the user must restore the contents of the I/O port registers, which have been saved in RAM, to the port registers before writing to the PPDACK bit. If the port registers are not restored from RAM before writing to PPDACK, then the register bits will assume their reset states when the I/O pin latches are opened and the I/O pins will switch to their reset states.

For pins that were configured as peripheral I/O, the user must reconfigure the peripheral module that interfaces to the pin before writing to the PPDACK bit. If the peripheral module is not enabled before writing to PPDACK, the pins will be controlled by their associated port control registers when the I/O latches are opened.

#### 3.6.2 Stop3 Mode

Stop3 mode is entered by executing a STOP instruction under the conditions as shown in Table 3-1. The states of all of the internal registers and logic, RAM contents, and I/O pin states are maintained.

Stop3 can be exited by asserting  $\overline{\text{RESET}}$ , or by an interrupt from one of the following sources: the real-time interrupt (RTI), LVD, ADC, IRQ, or the KBI.

If stop3 is exited by means of the RESET pin, then the MCU is reset and operation will resume after taking the reset vector. Exit by means of one of the internal interrupt sources results in the MCU taking the appropriate interrupt vector.

#### 3.6.3 Active BDM Enabled in Stop Mode

Entry into the active background mode from run mode is enabled if the ENBDM bit in BDCSCR is set. This register is described in Chapter 12, "Development Support," of this data sheet. If ENBDM is set when the CPU executes a STOP instruction, the system clocks to the background debug logic remain active when the MCU enters stop mode so background debug communication is still possible. In addition, the voltage regulator does not enter its low-power standby state but maintains full internal regulation. If the user attempts to enter stop2 with ENBDM set, the MCU will instead enter stop3.

Most background commands are not available in stop mode. The memory-access-with-status commands do not allow memory access, but they report an error indicating that the MCU is in either stop or wait mode. The BACKGROUND command can be used to wake the MCU from stop and enter active background mode if the ENBDM bit is set. After entering background debug mode, all background commands are available. Table 3-2 summarizes the behavior of the MCU in stop when entry into the background debug mode is enabled.



**Chapter 4 Memory Map and Register Definition** 

Address	Register Name	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>17</b>	APCTL1	_	—	—	—	ADPC3	ADPC2	ADPC1	ADPC0
0x00 <b>18</b>	Reserved	_	—	_	_	_	_	_	—
0x00 <b>19</b>	Reserved	_	—	_	_	_	_	_	_
0x00 <b>1A</b> – 0x00 <b>1F</b>	Reserved		_	-					
0x00 <b>20</b>	TPM2SC	TOF	TOIE	CPWMS	CLKSB	CLKSA	PS2	PS1	PS0
0x00 <b>21</b>	TPM2CNTH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>22</b>	TPM2CNTL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>23</b>	TPM2MODH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>24</b>	TPM2MODL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>25</b>	TPM2C0SC	CH0F	CH0IE	MS0B	MS0A	ELS0B	ELS0A	0	0
0x00 <b>26</b>	TPM2C0VH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>27</b>	TPM2C0VL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>28</b> – 0x00 <b>37</b>	Reserved		_	_					
0x00 <b>38</b>	ICSC1	0	CLKS	0	0	0	1	1	IREFSTEN
0x00 <b>39</b>	ICSC2	BC	DIV	0	0	LP	0	0	0
0x00 <b>3A</b>	ICSTRM				TP	IM			
0x00 <b>3B</b>	ICSSC	0	0	0	0	0	CLKST	0	FTRIM
0x00 <b>3C</b>	Reserved	_	—	_	_	_	_	_	—
0x00 <b>40</b>	TPMSC	TOF	TOIE	CPWMS	CLKSB	CLKSA	PS2	PS1	PS0
0x00 <b>41</b>	TPMCNTH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>42</b>	TPMCNTL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>43</b>	TPMMODH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>44</b>	TPMMODL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>45</b>	TPMC0SC	CH0F	CH0IE	MS0B	MS0A	ELS0B	ELS0A	0	0
0x00 <b>46</b>	TPMC0VH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>47</b>	TPMC0VL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>48</b>	TPMC1SC	CH1F	CH1IE	MS1B	MS1A	ELS1B	ELS1A	0	0
0x00 <b>49</b>	TPMC1VH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>4A</b>	TPMC1VL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>4B</b> – 0x00 <b>5F</b>	Reserved	_		_	_	_	_	_	

Table 4-2. Direct-Page Register Summary (continued)

High-page registers, shown in Table 4-3, are accessed much less often than other I/O and control registers so they have been located outside the direct addressable memory space, starting at 0x1800.



#### **Chapter 4 Memory Map and Register Definition**

program and erase pulses. An integer number of these timing pulses is used by the command processor to complete a program or erase command.

Table 4-5 shows program and erase times. The bus clock frequency and FCDIV determine the frequency of FCLK ( $f_{FCLK}$ ). The time for one cycle of FCLK is  $t_{FCLK} = 1/f_{FCLK}$ . The times are shown as a number of cycles of FCLK and as an absolute time for the case where  $t_{FCLK} = 5 \ \mu$ s. Program and erase times shown include overhead for the command state machine and enabling and disabling of program and erase voltages.

Parameter	Cycles of FCLK	Time if FCLK = 200 kHz
Byte program	9	45 μs
Byte program (burst)	4	20 μs <sup>1</sup>
Page erase	4000	20 ms
Mass erase	20,000	100 ms

Table 4-5. Program and Erase Times

Excluding start/end overhead

#### 4.5.3 **Program and Erase Command Execution**

The steps for executing any of the commands are listed below. The FCDIV register must be initialized and any error flags cleared before beginning command execution. The command execution steps are:

1. Write a data value to an address in the flash array. The address and data information from this write is latched into the flash interface. This write is a required first step in any command sequence. For erase and blank check commands, the value of the data is not important. For page erase commands, the address can be any address in the 512-byte page of flash to be erased. For mass erase and blank check commands, the address in the flash memory. Whole pages of 512 bytes are the smallest block of flash that can be erased.

#### NOTE

- A mass or page erase of the last page in flash will erase the factory programmed internal reference clock trim value.
- Do not program any byte in the flash more than once after a successful erase operation. Reprogramming bits in a byte which is already programmed is not allowed without first erasing the page in which the byte resides or mass erasing the entire flash memory. Programming without first erasing may disturb data stored in the flash.
- 2. Write the command code for the desired command to FCMD. The five valid commands are blank check (0x05), byte program (0x20), burst program (0x25), page erase (0x40), and mass erase (0x41). The command code is latched into the command buffer.
- 3. Write a 1 to the FCBEF bit in FSTAT to clear FCBEF and launch the command (including its address and data information).

A partial command sequence can be aborted manually by writing a 0 to FCBEF any time after the write to the memory array and before writing the 1 that clears FCBEF and launches the complete command.



One use for block protection is to block protect an area of flash memory for a bootloader program. This bootloader program then can be used to erase the rest of the flash memory and reprogram it. Because the bootloader is protected, it remains intact even if MCU power is lost in the middle of an erase and reprogram operation.

#### 4.5.7 Vector Redirection

Whenever any block protection is enabled, the reset and interrupt vectors will be protected. Vector redirection allows users to modify interrupt vector information without unprotecting bootloader and reset vector space. Vector redirection is enabled by programming the FNORED bit in the NVOPT register located at address 0xFFBF to 0. For redirection to occur, at least some portion but not all of the flash memory must be block protected by programming the NVPROT register located at address 0xFFBD. All of the interrupt vectors (memory locations 0xFFC0–0xFFFD) are redirected, though the reset vector (0xFFFE:FFFF) is not.

For example, if 512 bytes of flash are protected, the protected address region is from 0xFE00 through 0xFFFF. The interrupt vectors (0xFFC0–0xFFFD) are redirected to the locations 0xFDC0–0xFDFD. For example, vector redirection is enabled and an interrupt occurs, the values in the locations 0xFDE0:FDE1 are used for the vector instead of the values in the locations 0xFFE0:FFE1. This allows the user to reprogram the unprotected portion of the flash with new program code including new interrupt vector values while leaving the protected area, which includes the default vector locations, unchanged.

### 4.6 Security

The MC9S08QD4 series includes circuitry to prevent unauthorized access to the contents of flash and RAM memory. When security is engaged, flash and RAM are considered secure resources. Direct-page registers, high-page registers, and the background debug controller are considered unsecured resources. Programs executing within secure memory have normal access to any MCU memory locations and resources. Attempts to access a secure memory location with a program executing from an unsecured memory space or through the background debug interface are blocked (writes are ignored and reads return all 0s).

Security is engaged or disengaged based on the state of two register bits (SEC01:SEC00) in the FOPT register. During reset, the contents of the nonvolatile location NVOPT are copied from flash into the working FOPT register in high-page register space. A user engages security by programming the NVOPT location, which can be performed at the same time the flash memory is programmed. The 1:0 state disengages security and the other three combinations engage security. Notice the erased state (1:1) makes the MCU secure. During development, whenever the flash is erased, it is good practice to immediately program the SEC00 bit to 0 in NVOPT so SEC01:SEC00 = 1:0. This would allow the MCU to remain unsecured after a subsequent reset.

The on-chip debug module cannot be enabled while the MCU is secure. The separate background debug controller can be used for background memory access commands, but the MCU cannot enter active background mode except by holding BKGD/MS low at the rising edge of reset.

A user can choose to allow or disallow a security unlocking mechanism through an 8-byte backdoor security key. If the nonvolatile KEYEN bit in NVOPT/FOPT is 0, the backdoor key is disabled and there



Chapter 4 Memory Map and Register Definition

# 4.7.5 Flash Status Register (FSTAT)



#### Figure 4-9. Flash Status Register (FSTAT)

#### Table 4-12. FSTAT Register Field Descriptions

Field	Description
7 FCBEF	<ul> <li>Flash Command Buffer Empty Flag — The FCBEF bit is used to launch commands. It also indicates that the command buffer is empty so that a new command sequence can be executed when performing burst programming. The FCBEF bit is cleared by writing a 1 to it or when a burst program command is transferred to the array for programming. Only burst program commands can be buffered.</li> <li>0 Command buffer is full (not ready for additional commands).</li> <li>1 A new burst program command can be written to the command buffer.</li> </ul>
6 FCCF	<ul> <li>Flash Command Complete Flag — FCCF is set automatically when the command buffer is empty and no command is being processed. FCCF is cleared automatically when a new command is started (by writing 1 to FCBEF to register a command). Writing to FCCF has no meaning or effect.</li> <li>0 Command in progress</li> <li>1 All commands complete</li> </ul>
5 FPVIOL	<ul> <li>Protection Violation Flag — FPVIOL is set automatically when FCBEF is cleared to register a command that attempts to erase or program a location in a protected block (the erroneous command is ignored). FPVIOL is cleared by writing a 1 to FPVIOL.</li> <li>0 No protection violation.</li> <li>1 An attempt was made to erase or program a protected location.</li> </ul>
4 FACCERR	<ul> <li>Access Error Flag — FACCERR is set automatically when the proper command sequence is not obeyed exactly (the erroneous command is ignored), if a program or erase operation is attempted before the FCDIV register has been initialized, or if the MCU enters stop while a command was in progress. For a more detailed discussion of the exact actions that are considered access errors, see Section 4.5.5, "Access Errors." FACCERR is cleared by writing a 1 to FACCERR. Writing a 0 to FACCERR has no meaning or effect.</li> <li>No access error.</li> <li>An access error has occurred.</li> </ul>
2 FBLANK	<ul> <li>Flash Verified as All Blank (erased) Flag — FBLANK is set automatically at the conclusion of a blank check command if the entire flash array was verified to be erased. FBLANK is cleared by clearing FCBEF to write a new valid command. Writing to FBLANK has no meaning or effect.</li> <li>O After a blank check command is completed and FCCF = 1, FBLANK = 0 indicates the flash array is not completely erased.</li> <li>1 After a blank check command is completed and FCCF = 1, FBLANK = 1 indicates the flash array is completely erased (all 0xFF).</li> </ul>



# Chapter 5 Resets, Interrupts, and General System Control

# 5.1 Introduction

This chapter discusses basic reset and interrupt mechanisms and the various sources of reset and interrupts in the MC9S08QD4 series. Some interrupt sources from peripheral modules are discussed in greater detail within other sections of this data sheet. This section gathers basic information about all reset and interrupt sources in one place for easy reference. A few reset and interrupt sources, including the computer operating properly (COP) watchdog and real-time interrupt (RTI), are not part of on-chip peripheral systems with their own chapters but are part of the system control logic.

## 5.2 Features

Reset and interrupt features include:

- Multiple sources of reset for flexible system configuration and reliable operation
- Reset status register (SRS) to indicate source of most recent reset
- Separate interrupt vectors for each module (reduces polling overhead) (see Table 5-2)

# 5.3 MCU Reset

Resetting the MCU provides a way to start processing from a known set of initial conditions. During reset, most control and status registers are forced to initial values and the program counter is loaded from the reset vector (0xFFFE:0xFFFF). On-chip peripheral modules are disabled and I/O pins are initially configured as general-purpose high-impedance inputs with pullup devices disabled. The I bit in the condition code register (CCR) is set to block maskable interrupts so the user program has a chance to initialize the stack pointer (SP) and system control settings. SP is forced to 0x00FF at reset.

The MC9S08QD4 series has the following sources for reset:

- External pin reset (PIN) enabled using RSTPE in SOPT1
- Power-on reset (POR)
- Low-voltage detect (LVD)
- Computer operating properly (COP) timer
- Illegal opcode detect (ILOP)
- Illegal address detect (ILAD)
- Background debug forced reset

Each of these sources, with the exception of the background debug forced reset, has an associated bit in the system reset status register.



#### Chapter 7 Central Processor Unit (S08CPUV2)

interrupt service routine, this would allow nesting of interrupts (which is not recommended because it leads to programs that are difficult to debug and maintain).

For compatibility with the earlier M68HC05 MCUs, the high-order half of the H:X index register pair (H) is not saved on the stack as part of the interrupt sequence. The user must use a PSHH instruction at the beginning of the service routine to save H and then use a PULH instruction just before the RTI that ends the interrupt service routine. It is not necessary to save H if you are certain that the interrupt service routine does not use any instructions or auto-increment addressing modes that might change the value of H.

The software interrupt (SWI) instruction is like a hardware interrupt except that it is not masked by the global I bit in the CCR and it is associated with an instruction opcode within the program so it is not asynchronous to program execution.

#### 7.4.3 Wait Mode Operation

The WAIT instruction enables interrupts by clearing the I bit in the CCR. It then halts the clocks to the CPU to reduce overall power consumption while the CPU is waiting for the interrupt or reset event that will wake the CPU from wait mode. When an interrupt or reset event occurs, the CPU clocks will resume and the interrupt or reset event will be processed normally.

If a serial BACKGROUND command is issued to the MCU through the background debug interface while the CPU is in wait mode, CPU clocks will resume and the CPU will enter active background mode where other serial background commands can be processed. This ensures that a host development system can still gain access to a target MCU even if it is in wait mode.

### 7.4.4 Stop Mode Operation

Usually, all system clocks, including the crystal oscillator (when used), are halted during stop mode to minimize power consumption. In such systems, external circuitry is needed to control the time spent in stop mode and to issue a signal to wake up the target MCU when it is time to resume processing. Unlike the earlier M68HC05 and M68HC08 MCUs, the HCS08 can be configured to keep a minimum set of clocks running in stop mode. This optionally allows an internal periodic signal to wake the target MCU from stop mode.

When a host debug system is connected to the background debug pin (BKGD) and the ENBDM control bit has been set by a serial command through the background interface (or because the MCU was reset into active background mode), the oscillator is forced to remain active when the MCU enters stop mode. In this case, if a serial BACKGROUND command is issued to the MCU through the background debug interface while the CPU is in stop mode, CPU clocks will resume and the CPU will enter active background mode where other serial background commands can be processed. This ensures that a host development system can still gain access to a target MCU even if it is in stop mode.

Recovery from stop mode depends on the particular HCS08 and whether the oscillator was stopped in stop mode. Refer to the Modes of Operation chapter for more details.



are too fast, then the clock must be divided to the appropriate frequency. This divider is specified by the ADIV bits and can be divide-by 1, 2, 4, or 8.

### 8.4.2 Input Select and Pin Control

The pin control registers (APCTL3, APCTL2, and APCTL1) are used to disable the I/O port control of the pins used as analog inputs. When a pin control register bit is set, the following conditions are forced for the associated MCU pin:

- The output buffer is forced to its high impedance state.
- The input buffer is disabled. A read of the I/O port returns a zero for any pin with its input buffer disabled.
- The pullup is disabled.

#### 8.4.3 Hardware Trigger

The ADC module has a selectable asynchronous hardware conversion trigger, ADHWT, that is enabled when the ADTRG bit is set. This source is not available on all MCUs. Consult the module introduction for information on the ADHWT source specific to this MCU.

When ADHWT source is available and hardware trigger is enabled (ADTRG=1), a conversion is initiated on the rising edge of ADHWT. If a conversion is in progress when a rising edge occurs, the rising edge is ignored. In continuous convert configuration, only the initial rising edge to launch continuous conversions is observed. The hardware trigger function operates in conjunction with any of the conversion modes and configurations.

### 8.4.4 Conversion Control

Conversions can be performed in either 10-bit mode or 8-bit mode as determined by the MODE bits. Conversions can be initiated by either a software or hardware trigger. In addition, the ADC module can be configured for low power operation, long sample time, continuous conversion, and automatic compare of the conversion result to a software determined compare value.

#### 8.4.4.1 Initiating Conversions

A conversion is initiated:

- Following a write to ADCSC1 (with ADCH bits not all 1s) if software triggered operation is selected.
- Following a hardware trigger (ADHWT) event if hardware triggered operation is selected.
- Following the transfer of the result to the data registers when continuous conversion is enabled.

If continuous conversions are enabled a new conversion is automatically initiated after the completion of the current conversion. In software triggered operation, continuous conversions begin after ADCSC1 is written and continue until aborted. In hardware triggered operation, continuous conversions begin after a hardware trigger event and continue until aborted.



# 9.2 External Signal Description

There are no ICS signals that connect off chip.

### 9.3 Register Definition

## 9.3.1 ICS Control Register 1 (ICSC1)



Figure 9-3. ICS Control Register 1 (ICSC1)

#### Table 9-1. ICS Control Register 1 Field Descriptions

Field	Description
7:6 CLKS	<ul> <li>Clock Source Select — Selects the clock source that controls the bus frequency. The actual bus frequency depends on the value of the BDIV bits.</li> <li>O Output of FLL is selected.</li> <li>Internal reference clock is selected.</li> <li>External reference clock is selected.</li> <li>Reserved, defaults to 00.</li> </ul>
5:3 RDIV	<ul> <li>Reference Divider — Selects the amount to divide down the FLL reference clock selected by the IREFS bits.</li> <li>Resulting frequency must be in the range 31.25 kHz to 39.0625 kHz.</li> <li>000 Encoding 0 — Divides reference clock by 1 (reset default)</li> <li>001 Encoding 1 — Divides reference clock by 2</li> <li>010 Encoding 2 — Divides reference clock by 4</li> <li>011 Encoding 3 — Divides reference clock by 8</li> <li>100 Encoding 4 — Divides reference clock by 16</li> <li>101 Encoding 5 — Divides reference clock by 32</li> <li>110 Encoding 6 — Divides reference clock by 64</li> <li>111 Encoding 7 — Divides reference clock by 128</li> </ul>
2 IREFS	Internal Reference Select — The IREFS bit selects the reference clock source for the FLL. 1 Internal reference clock selected 0 External reference clock selected
1 IRCLKEN	Internal Reference Clock Enable — The IRCLKEN bit enables the internal reference clock for use as ICSIRCLK. 1 ICSIRCLK active 0 ICSIRCLK inactive
0 IREFSTEN	<ul> <li>Internal Reference Stop Enable — The IREFSTEN bit controls whether or not the internal reference clock remains enabled when the ICS enters stop mode.</li> <li>1 Internal reference clock stays enabled in stop if IRCLKEN is set or if ICS is in FEI, FBI, or FBILP mode before entering stop</li> <li>0 Internal reference clock is disabled in stop</li> </ul>





#### 11.1.3 Features

The TPM has the following features:

- Each TPM may be configured for buffered, center-aligned pulse-width modulation (CPWM) on all channels
- Clock sources independently selectable per TPM (multiple TPMs device)
- Selectable clock sources (device dependent): bus clock, fixed system clock, external pin
- Clock prescaler taps for divide by 1, 2, 4, 8, 16, 32, 64, or 128
- 16-bit free-running or up/down (CPWM) count operation
- 16-bit modulus register to control counter range
- Timer system enable
- One interrupt per channel plus a terminal count interrupt for each TPM module (multiple TPMs device)
- Channel features:
  - Each channel may be input capture, output compare, or buffered edge-aligned PWM
  - Rising-edge, falling-edge, or any-edge input capture trigger
  - Set, clear, or toggle output compare action
  - Selectable polarity on PWM outputs

#### 11.1.4 Block Diagram

Figure 11-2 shows the structure of a TPM. Some MCUs include more than one TPM, with various numbers of channels.



#### Timer/Pulse-Width Modulator (S08TPMV2)

Freescale-provided equate or header file is used to translate these names into the appropriate absolute addresses.

### 11.3.1 Timer Status and Control Register (TPMxSC)

TPMxSC contains the overflow status flag and control bits that are used to configure the interrupt enable, TPM configuration, clock source, and prescale divisor. These controls relate to all channels within this timer module.

	7	6	5	4	3	2	1	0
R W	TOF	TOIE	CPWMS	CLKSB	CLKSA	PS2	PS1	PS0
Reset	0	0	0	0	0	0	0	0
= Unimplemented or Reserved								



Table 11-1. TPMXSC Register Field Descriptions	Table 11-1.	TPMxSC	Register	Field	Descriptions
--	-------------	--------	----------	-------	--------------

Field	Description
7 TOF	<b>Timer Overflow Flag</b> — This flag is set when the TPM counter changes to 0x0000 after reaching the modulo value programmed in the TPM counter modulo registers. When the TPM is configured for CPWM, TOF is set after the counter has reached the value in the modulo register, at the transition to the next lower count value. Clear TOF by reading the TPM status and control register when TOF is set and then writing a 0 to TOF. If another TPM overflow occurs before the clearing sequence is complete, the sequence is reset so TOF would remain set after the clear sequence was completed for the earlier TOF. Reset clears TOF. Writing a 1 to TOF has no effect. 0 TPM counter has not reached modulo value or overflow 1 TPM counter has overflowed
6 TOIE	<ul> <li>Timer Overflow Interrupt Enable — This read/write bit enables TPM overflow interrupts. If TOIE is set, an interrupt is generated when TOF equals 1. Reset clears TOIE.</li> <li>0 TOF interrupts inhibited (use software polling)</li> <li>1 TOF interrupts enabled</li> </ul>
5 CPWMS	<ul> <li>Center-Aligned PWM Select — This read/write bit selects CPWM operating mode. Reset clears this bit so the TPM operates in up-counting mode for input capture, output compare, and edge-aligned PWM functions. Setting CPWMS reconfigures the TPM to operate in up-/down-counting mode for CPWM functions. Reset clears CPWMS.</li> <li>0 All TPMx channels operate as input capture, output compare, or edge-aligned PWM mode as selected by the MSnB:MSnA control bits in each channel's status and control register</li> <li>1 All TPMx channels operate in center-aligned PWM mode</li> </ul>
4:3 CLKS[B:A]	<b>Clock Source Select</b> — As shown in Table 11-2, this 2-bit field is used to disable the TPM system or select one of three clock sources to drive the counter prescaler. The external source and the XCLK are synchronized to the bus clock by an on-chip synchronization circuit.
2:0 PS[2:0]	<b>Prescale Divisor Select</b> — This 3-bit field selects one of eight divisors for the TPM clock input as shown in Table 11-3. This prescaler is located after any clock source synchronization or clock source selection, so it affects whatever clock source is selected to drive the TPM system.



Development Support

## 12.1.3 Features

Features of the BDC module include:

- Single pin for mode selection and background communications
- BDC registers are not located in the memory map
- SYNC command to determine target communications rate
- Non-intrusive commands for memory access
- Active background mode commands for CPU register access
- GO and TRACE1 commands
- BACKGROUND command can wake CPU from stop or wait modes
- One hardware address breakpoint built into BDC
- Oscillator runs in stop mode, if BDC enabled
- COP watchdog disabled while in active background mode

# 12.2 Background Debug Controller (BDC)

All MCUs in the HCS08 Family contain a single-wire background debug interface that supports in-circuit programming of on-chip nonvolatile memory and sophisticated non-intrusive debug capabilities. Unlike debug interfaces on earlier 8-bit MCUs, this system does not interfere with normal application resources. It does not use any user memory or locations in the memory map and does not share any on-chip peripherals.

BDC commands are divided into two groups:

- Active background mode commands require that the target MCU is in active background mode (the user program is not running). Active background mode commands allow the CPU registers to be read or written, and allow the user to trace one user instruction at a time, or GO to the user program from active background mode.
- Non-intrusive commands can be executed at any time even while the user's program is running. Non-intrusive commands allow a user to read or write MCU memory locations or access status and control registers within the background debug controller.

Typically, a relatively simple interface pod is used to translate commands from a host computer into commands for the custom serial interface to the single-wire background debug system. Depending on the development tool vendor, this interface pod may use a standard RS-232 serial port, a parallel printer port, or some other type of communications such as a universal serial bus (USB) to communicate between the host PC and the pod. The pod typically connects to the target system with ground, the BKGD pin, RESET, and sometimes  $V_{DD}$ . An open-drain connection to reset allows the host to force a target system reset, which is useful to regain control of a lost target system or to control startup of a target system before the on-chip nonvolatile memory has been programmed. Sometimes  $V_{DD}$  can be used to allow the pod to use power from the target system to avoid the need for a separate power supply. However, if the pod is powered separately, it can be connected to a running target system without forcing a target system reset or otherwise disturbing the running application program.



# Appendix B Ordering Information and Mechanical Drawings

# **B.1** Ordering Information

This section contains ordering numbers for the devices.

Table B-1. Device Numbering System

Device Number <sup>1</sup>	Men	nory	Available Packages	Qualification
Device Number	Flash	RAM	Туре	Туре
MC9S08QD4 MC9S08QD2	4 KB 2 KB	256 B 128 B	8 PDIP 8 NB SOIC	Consumer and Industrial
S9S08QD4 S9S08QD2	4 KB 2 KB	256 B 128 B	8 NB SOIC	Automotive

<sup>1</sup> See Table 1-2 for a complete description of modules included on each device.

## B.1.1 Device Numbering Scheme

• Numbering Scheme for Consumer and Industrial Products



#### Figure 12-7. Numbering Scheme for Consumer and Industrial Products

• Numbering Scheme for Automotive Products





MC9S08QD4 Series MCU Data Sheet, Rev. 6



Appendix B Ordering Information and Mechanical Drawings

# **B.2** Mechanical Drawings

The following pages are mechanical specifications for the package options. See Table B-2 for the document number of each package type.

Pin Count	Туре	Designator	Document No.	
8	PDIP	PC	98ASB42420B	
8	NB SOIC	SC	98ASB42564B	

#### Table B-2. Package Information







© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE:	I BODY	DOCUMENT NO	: 98ASB42564B	REV: U
8LD SOIC NARROW		CASE NUMBER	: 751–07	07 APR 2005
		STANDARD: JE	DEC MS-012AA	