

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	20
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	25-UFBGA, WLCSP
Supplier Device Package	25-WLCSP (2.1x2.49)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l041e6y6tr

Part	number	ring	116
	7.7.1	Reference document	115
7.7	Therma	al characteristics	
7.6	TSSOF	P20 package information	
7.5	WLCSF	P25 package information	108
7.4	UFQFF	PN28 package information	105
7.3	UFQFF	PN32 package information	103
7.2	LQFP3	2 package information	100
7.1	LQFP4	8 package information	96
Pac	kage info	ormation	96
	6.3.19	Communications interfaces	90
	6.3.18	Timer characteristics	89
	6.3.17	Comparators	
	6.3.16	Temperature sensor characteristics	87
	6.3.15	12-bit ADC characteristics	84
	7.1 7.2 7.3 7.4 7.5 7.6 7.7	6.3.16 6.3.17 6.3.18 6.3.19 Package info 7.1 LQFP4 7.2 LQFP3 7.3 UFQFF 7.4 UFQFF 7.5 WLCSI 7.6 TSSOF 7.7 Therma 7.7.1	6.3.16 Temperature sensor characteristics 6.3.17 Comparators 6.3.18 Timer characteristics 6.3.19 Communications interfaces Package information 7.1 LQFP48 package information 7.2 LQFP32 package information 7.3 UFQFPN32 package information 7.4 UFQFPN28 package information 7.5 WLCSP25 package information 7.6 TSSOP20 package information 7.7 Thermal characteristics

STM32L041x4/6 List of figures

List of figures

Figure 1.	STM32L041x4/6 block diagram	13
Figure 2.	Clock tree	24
Figure 3.	STM32L041x4/6 LQFP48	34
Figure 4.	STM32L041x4/6 LQFP32 pinout	34
Figure 5.	STM32L041x4/6 UFQFPN32 pinout	35
Figure 6.	STM32L041x4/6 UFQFPN28 pinout	
Figure 7.	STM32L041GxUxS UFQFPN28 pinout	
Figure 8.	STM32L041x4/6 TSSOP20 pinout	
Figure 9.	STM32L041x4/6 WLCSP25 pinout	
Figure 10.	Memory map	
Figure 11.	Pin loading conditions	
Figure 12.	Pin input voltage	
Figure 13.	Power supply scheme	
Figure 14.	Current consumption measurement scheme	
Figure 15.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	0
rigaro ro.	Flash memory, Range 2, HSE = 16 MHz, 1WS	57
Figure 16.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	01
riguic 10.	Flash memory, Range 2, HSI16, 1WS	57
Figure 17.	IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low-power run mode, code running	01
rigure 17.	from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS	61
Figure 18.	IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled	0 1
riguic 10.	and running on LSE Low drive	62
Figure 19.	IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled,	02
rigure 13.	all clocks off	62
Figure 20.	High-speed external clock source AC timing diagram	
Figure 21.	Low-speed external clock source AC timing diagram	
Figure 21.	HSE oscillator circuit diagram	
Figure 23.	Typical application with a 32.768 kHz crystal	
Figure 24.	HSI16 minimum and maximum value versus temperature	
Figure 25.	VIH/VIL versus VDD (CMOS I/Os)	
Figure 26.	VIH/VIL versus VDD (CMOS I/Os)	
Figure 27.	I/O AC characteristics definition	
-	Recommended NRST pin protection	
Figure 28.	·	
Figure 29.	ADC accuracy characteristics	
Figure 30.	Typical connection diagram using the ADC	
Figure 31.	SPI timing diagram - slave mode and CPHA = 0	94
Figure 32.	(4)	
Figure 33.	SPI timing diagram - master mode ⁽¹⁾	
Figure 34.	LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package outline	
Figure 35.	LQFP48 recommended footprint	
Figure 36.	Example of LQFP48 marking (package top view)	
Figure 37.	LQFP32, 7 x 7 mm, 32-pin low-profile quad flat package outline	
Figure 38.	LQFP32 recommended footprint	
Figure 39.	Example of LQFP32 marking (package top view)	
Figure 40.	UFQFPN32, 5 x 5 mm, 32-pin package outline	
Figure 41.	UFQFPN32 recommended footprint	. 104
Figure 42.	Example of UFQFPN32 marking (package top view)	
Figure 43.	UFQPN28, 4 x 4 mm, 28-pin package outline	. 105



Functional overview STM32L041x4/6

Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued)⁽¹⁾

	,		Low-	Low-		Stop	5	Standby
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
Power-on/down reset (POR/PDR)	Υ	Y	Y	Y	Υ	Y	Y	Y
High Speed Internal (HSI)	0	0			(2)			
High Speed External (HSE)	0	0	0	0				
Low Speed Internal (LSI)	0	0	0	0	0		0	
Low Speed External (LSE)	0	0	0	0	0		0	
Multi-Speed Internal (MSI)	0	0	Y	Y				
Inter-Connect Controller	Y	Y	Υ	Υ	Υ			
RTC	0	0	0	0	0	0	0	
RTC Tamper	0	0	0	0	0	0	0	0
Auto WakeUp (AWU)	0	0	0	0	0	0	0	0
USART	0	0	0	0	O ⁽³⁾	0		
LPUART	0	0	0	0	O ⁽³⁾	0		
SPI	0	0	0	0				
I2C	0	0	0	0	O ⁽⁴⁾	0		
ADC	0	0						
Temperature sensor	0	0	0	0	0			
Comparators	0	0	0	0	0	0		
16-bit timers	0	0	0	0				
LPTIMER	0	0	0	0	0	0		
IWDG	0	0	0	0	0	0	0	0
WWDG	0	0	0	0				
SysTick Timer	0	0	0	0				
GPIOs	0	0	0	0	0	0		2 pins
Wakeup time to Run mode	0 µs	0.36 µs	3 µs	32 µs		3.5 µs		65 µs

STM32L041x4/6 Functional overview

The Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt Controller (NVIC), to deliver industry-leading interrupt performance. The NVIC:

- includes a Non-Maskable Interrupt (NMI)
- provides zero jitter interrupt option
- · provides four interrupt priority levels

The tight integration of the processor core and NVIC provides fast execution of Interrupt Service Routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart load-multiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to enter rapidly stop or standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.4 Reset and supply management

3.4.1 Power supply schemes

- V_{DD} = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 1.65 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.

3.4.2 Power supply supervisor

The devices feature an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the V_{DD} threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on V_{DD} at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.



STM32L041x4/6 Functional overview

3.15 Timers and watchdogs

The ultra-low-power STM32L041x4/6 devices include three general-purpose timers, one low-power timer (LPTM), two watchdog timers and the SysTick timer.

Table 9 compares the features of the general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM2	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM21, TIM22	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No

Table 9. Timer feature comparison

3.15.1 General-purpose timers (TIM2, TIM21 and TIM22)

There are three synchronizable general-purpose timers embedded in the STM32L041x4/6 devices (see *Table 9* for differences).

TIM₂

TIM2 is based on 16-bit auto-reload up/down counter. It includes a 16-bit prescaler. It features four independent channels each for input capture/output compare, PWM or one-pulse mode output.

The TIM2 general-purpose timers can work together or with the TIM21 and TIM22 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2 has independent DMA request generation.

This timer is capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.


TIM21 and TIM22

TIM21 and TIM22 are based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. They have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together and be synchronized with the TIM2, full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

STM32L041x4/6 Pin descriptions

Figure 9. STM32L041x4/6 WLCSP25 pinout



1. The above figure shows the package top view.

Table 14. Legend/abbreviations used in the pinout table

Nar	ne	Abbreviation	Definition				
Pin n	ame		Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name				
		S	Supply pin				
Pin t	уре	I	Input only pin				
		I/O	Input / output pin				
		FT	5 V tolerant I/O				
		FTf 5 V tolerant I/O, FM+ capable					
I/O stru	ucture	TC Standard 3.3V I/O					
		В	Dedicated BOOT0 pin				
		RST	Bidirectional reset pin with embedded weak pull-up resistor				
Not	es	Unless otherwise specified by a note, all I/Os are set as floating inputs during an after reset.					
Pin functions	Alternate functions	Functions selected through GPIOx_AFR registers					
Fill luticuons	Additional functions	Functions directly selected	ed/enabled through peripheral registers				

Pin descriptions STM32L041x4/6


Table 15. Pin definitions (continued)

		Pir	num	ber			Table 15. Pin	Gomine		(001111					
TSSOP20	WLCSP25	UFQFPN28	UFQFPN28 (STM32L041GxUxS only)	LQFP32	UFQFPN32 ⁽¹⁾	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions			
13	С3	13	13	13	13	17	PA7	I/O	FT	-	SPI1_MOSI, LPTIM1_OUT, USART2_CTS, TIM22_CH2, EVENTOUT, COMP2_OUT	ADC_IN7			
-	E2	14	14	14	14	18	PB0	I/O	FT	-	EVENTOUT, SPI1_MISO, USART2_RTS, TIM2_CH3	ADC_IN8, VREF_OUT			
14	D2	15	15	15	15	19	PB1	I/O	FT	1	USART2_CK, SPI1_MOSI, LPUART1_RTS, TIM2_CH4	ADC_IN9, VREF_OUT			
-	1	-	-	-	16	20	PB2	I/O	FT	-	LPTIM1_OUT	-			
-	-	-	-	-	-	21	PB10	I/O	FT	-	TIM2_CH3, LPUART1_TX	-			
-	ı	-	ı	-	i	22	PB11	I/O	FT	ı	EVENTOUT, TIM2_CH4, LPUART1_RX	-			
15	-	16	16	16	-	23	VSS	S	-	-	-	-			
16	-	17	17	17	17	24	VDD	S	-	-	-	-			
-	-	-	-	_	-	25	PB12	I/O	FT	-	SPI1_NSS, EVENTOUT	-			
-	-	-	-	_	-	26	PB13	I/O	FT	-	SPI1_SCK, MCO, TIM21_CH1, LPUART1_CTS	-			

Memory mapping STM32L041x4/6

5 Memory mapping

Figure 10. Memory map



^{1.} Refer to the STM32L041x4/6 reference manual for details on the Flash memory organization for each memory size.

6.3 Operating conditions

6.3.1 General operating conditions

Table 20. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit			
f _{HCLK}	Internal AHB clock frequency	-	0	32				
f _{PCLK1}	Internal APB1 clock frequency	-	0	32	MHz			
f _{PCLK2}	Internal APB2 clock frequency	· · ·						
		BOR detector disabled	1.65	3.6				
V_{DD}	Standard operating voltage	BOR detector enabled, at power on	1.8	3.6	V			
		BOR detector disabled, after power on	1.65	3.6				
V _{DDA}	Analog operating voltage (all features)	Must be the same voltage as $V_{\mathrm{DD}}^{(1)}$	1.65	3.6	V			
	Input voltage on FT, FTf and RST pins ⁽²⁾	2.0 V ≤V _{DD} ≤3.6 V	-0.3	5.5				
V	input voltage on F1, F11 and R51 pins	1.65 V ≤V _{DD} ≤2.0 V	-0.3	5.2	V			
V_{IN}	Input voltage on BOOT0 pin	-	0	5.5	V			
	Input voltage on TC pin	-	-0.3	V _{DD} +0.3				
		LQFP48 package		351				
		LQFP32 package	-	333				
	Power dissipation at $T_A = 85$ °C (range 6)	UFQFPN32 package	-	513				
	Power dissipation at T_A = 85 °C (range 6) or T_A =105 °C (rage 7) (3)	UFQFPN28 package	-	167				
		WLCSP25 package	-	286				
D		TSSOP20 package	-	333	mW			
P_{D}		LQFP48 package	-	88	IIIVV			
		LQFP32 package	-	83				
	Power dissipation at T _A = 125 °C (range	UFQFPN32 package	-	128]			
	3) (3)	UFQFPN28 package	- 42					
		WLCSP25 package	25 package -					
		TSSOP20 package	-	83				

Electrical characteristics STM32L041x4/6

table and constant operations (community)										
Symbol	Parameter	Conditions	Min	Max	Unit					
TA		Maximum power dissipation (range 6)	-40	85						
	Temperature range	Maximum power dissipation (range 7)	-40	105						
		Maximum power dissipation (range 3)	-40	125	°C					
	Junction temperature range (range 6)	-40 °C ≤T _A ≤85 °	-40	105						
TJ	Junction temperature range (range 7)	-40 °C ≤T _A ≤105 °C	-40	125						
	Junction temperature range (range 3)	-40 °C ≤T _A ≤125 °C	-40	130						

Table 20. General operating conditions (continued)

6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in *Table 20*.

Table 21. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	V riso timo rato	BOR detector enabled	0	-	∞	
t _{VDD} ⁽¹⁾	V _{DD} rise time rate	BOR detector disabled	0	-	1000	по//
VDD` ′	V _{DD} fall time rate	BOR detector enabled	20	-	∞	µs/V
	VDD rail time rate	BOR detector disabled	0	-	1000	
т (1)	Reset temporization	V _{DD} rising, BOR enabled	-	2	3.3	mo
T _{RSTTEMPO} ⁽¹⁾	Reset temporization	V _{DD} rising, BOR disabled ⁽²⁾	0.4	0.7	1.6	ms
V	Power on/power down reset	Falling edge	1	1.5	1.65	
V _{POR/PDR}	threshold	Rising edge	1.3 1.5 1.65		1.65	
V	Brown-out reset threshold 0	Falling edge	1.67	1.7	1.74	
V _{BOR0}	Brown-out reset tilleshold o	Rising edge	1.69	1.76	1.8	V
\/	Brown-out reset threshold 1	Falling edge	1.87	1.93	1.97	v
V _{BOR1}	DIOWII-OULTESEL HITESHOID	Rising edge	1.96	2.03	2.07	
V	Brown-out reset threshold 2	Falling edge	2.22	2.30	2.35	
V _{BOR2}	Diowii-out reset tilleshold 2	Rising edge	2.31	2.41	2.44	

52/119 DocID027301 Rev 4

^{1.} It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and normal operation.

^{2.} To sustain a voltage higher than V_{DD} +0.3V, the internal pull-up/pull-down resistors must be disabled.

^{3.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see *Table 19: Thermal characteristics* on page 50).

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 14: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code if not specified otherwise.

The current consumption values are derived from the tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 20: General operating conditions* unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time and prefetch is adjusted depending on fHCLK frequency and voltage range to provide the best CPU performance unless otherwise specified.
- When the peripherals are enabled f_{APB1} = f_{APB2} = f_{APB}
- When PLL is on, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used)
- The HSE user clock is applied to OSCI_IN input (LQFP48 package) and to CK_IN (other packages). It follows the characteristic specified in Table 37: High-speed external user clock characteristics
- For maximum current consumption $V_{DD} = V_{DDA} = 3.6 \text{ V}$ is applied to all supply pins
- For typical current consumption V_{DD} = V_{DDA} = 3.0 V is applied to all supply pins if not specified otherwise

The parameters given in *Table 44*, *Table 20* and *Table 21* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 20*.



- 2. HSI oscillator is off for this measure.
- 3. Current consumption is negligible and close to 0 μ A.

Table 35. Peripheral current consumption in Stop and Standby mode⁽¹⁾

Comphal	Devinberel	Typical consum	ption, T _A = 25 °C	l lait
Symbol	Peripheral	V _{DD} =1.8 V	V _{DD} =3.0 V	- Unit
I _{DD(PVD / BOR)}	-	0.7	1.2	
I _{REFINT}	-	1.3	1.4	
-	LSE Low drive ⁽²⁾	0.1	0.1	1
-	LSI	0.27	0.31	1
-	IWDG	0.2	0.3	1
-	LPTIM1, Input 100 Hz	0.01	0.01	μΑ
-	LPTIM1, Input 1 MHz	6	6	
-	LPUART1	0.2	0.2	
-	RTC (LSE in Bypass mode)	0.2	0.2	

^{1.} LPTIM, LPUART peripherals can operate in Stop mode but not in Standby mode

6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI or HSI16 RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is either the MSI oscillator in the range configured before entering Stop mode, the HSI16 or HSI16/4.
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 20*.

LSE Low drive consumption is the difference between an external clock on OSC32_IN and a quartz between OSC32_IN and OSC32_OUT.-

Condition Unit **Symbol Parameter** Тур Max MSI range 0 30 MSI range 1 20 MSI range 2 15 MSI range 3 10 MSI range 4 6 μs MSI oscillator startup time t_{SU(MSI)} MSI range 5 5 MSI range 6, Voltage range 1 3.5 and 2 MSI range 6, 5 Voltage range 3 MSI range 0 40 MSI range 1 20 MSI range 2 10 MSI range 3 4 MSI range 4 2.5 $t_{STAB(MSI)}^{(2)}$ MSI oscillator stabilization time μs MSI range 5 2 MSI range 6, Voltage range 1 2 and 2 MSI range 3, 3 Voltage range 3 Any range to 4 range 5 MHz MSI oscillator frequency overshoot f_{OVER(MSI)} Any range to

Table 43. MSI oscillator characteristics (continued)

6.3.8 **PLL** characteristics

The parameters given in *Table 44* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 20*.

Table 44. PLL characteristics

range 6

Symbol	Parameter		Unit		
Symbol	Falanietei	Min	Тур	Max ⁽¹⁾	Ollit
f _{PLL_IN}	PLL input clock ⁽²⁾	2	-	24	MHz
	PLL input clock duty cycle	45	-	55	%



6

^{1.} This is a deviation for an individual part, once the initial frequency has been measured.

^{2.} Guaranteed by characterization results.




Figure 27. I/O AC characteristics definition

6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU}, except when it is internally driven low (see *Table 56*).

Unless otherwise specified, the parameters given in *Table 56* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 20*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST input low level voltage	-	V_{SS}	-	0.8	
V _{IH(NRST)} ⁽¹⁾	NRST input high level voltage	-	1.4	-	V_{DD}	
V ₂ , ,,,, ₂ ,,(1)	$I_{OL} = 2 \text{ mA}$ NRST output low level $2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$		ı	1	0.4	V
V _{OL(NRST)} ⁽¹⁾	voltage	I _{OL} = 1.5 mA 1.65 V < V _{DD} < 2.7 V	-	-	0.4	
V _{hys(NRST)} ⁽¹⁾	NRST Schmitt trigger voltage hysteresis	-	-	10%V _{DD} ⁽²⁾	ı	mV
R _{PU}	Weak pull-up equivalent resistor ⁽³⁾	$V_{IN} = V_{SS}$	30	45	60	kΩ
V _{F(NRST)} ⁽¹⁾	NRST input filtered pulse	-	-	-	50	ns
V _{NF(NRST)} ⁽¹⁾	NRST input not filtered pulse	-	350	-	-	ns

Table 56. NRST pin characteristics

^{1.} Guaranteed by design.

^{2. 200} mV minimum value

^{3.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.

Electrical characteristics STM32L041x4/6

Table co. Italy max for IADC 10 mile	Table 58.	R _{AIN} ma	ax for f _{ADC}	= 16	MHz ⁽¹⁾
--------------------------------------	-----------	---------------------	-------------------------	------	--------------------

		R _{AIN} max for standard channels						nels (kΩ)	
T _s (cycles)	t _S (µs)	fast channels (kΩ)	V _{DD} > 2.7 V	V _{DD} > 2.4 V	V _{DD} > 2.0 V	V _{DD} > 1.8 V	V _{DD} > 1.75 V	V _{DD} > 1.65 V and T _A > -10 °C	V _{DD} > 1.65 V and T _A > 25 °C
1.5	0.09	0.5	< 0.1	NA	NA	NA	NA	NA	NA
3.5	0.22	1	0.2	< 0.1	NA	NA	NA	NA	NA
7.5	0.47	2.5	1.7	1.5	< 0.1	NA	NA	NA	NA
12.5	0.78	4	3.2	3	1	NA	NA	NA	NA
19.5	1.22	6.5	5.7	5.5	3.5	NA	NA	NA	< 0.1
39.5	2.47	13	12.2	12	10	NA	NA	NA	5
79.5	4.97	27	26.2	26	24	< 0.1	NA	NA	19
160.5	10.03	50	49.2	49	47	32	< 0.1	< 0.1	42

^{1.} Guaranteed by design.

Table 59. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ET	Total unadjusted error		-	2	4	
EO	Offset error		-	1	2.5	
EG	Gain error		-	1	2	LSB
EL	Integral linearity error		-	1.5	2.5	
ED	Differential linearity error		-	1	1.5	
	Effective number of bits	1.65 V < V _{DDA} < 3.6 V, range	10.2	11		
ENOB	Effective number of bits (16-bit mode oversampling with ratio =256) ⁽⁴⁾	1/2/3	11.3	12.1	-	bits
SINAD	Signal-to-noise distortion		63	69	-	
	Signal-to-noise ratio		63	69	-	
SNR	Signal-to-noise ratio (16-bit mode oversampling with ratio =256) ⁽⁴⁾		70	76	-	dB
THD	Total harmonic distortion		-	-85	-73	

^{1.} ADC DC accuracy values are measured after internal calibration.

- 3. Better performance may be achieved in restricted V_{DDA} , frequency and temperature ranges.
- 4. This number is obtained by the test board without additional noise, resulting in non-optimized value for oversampling mode.

DocID027301 Rev 4 86/119

ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.

Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.12 does not affect the ADC accuracy.

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage	-	1.65	-	3.6	V
V _{IN}	Comparator 2 input voltage range	-	0	-	V_{DDA}	V
4	Comparator startup time	Fast mode	-	15	20	
t _{START}	Comparator startup time	Slow mode	-	20	25	
4	Propagation delay ⁽²⁾ in slow mode	1.65 V ≤V _{DDA} ≤2.7 V	-	1.8	3.5	
t _{d slow}	Propagation delay. 7 in slow mode	2.7 V ≤V _{DDA} ≤3.6 V	-	2.5	6	· μs
4	Propagation delay ⁽²⁾ in fast mode	1.65 V ≤V _{DDA} ≤2.7 V	-	8.0	2	
t _{d fast}	Propagation delay. 7 in last mode	2.7 V ≤V _{DDA} ≤3.6 V	-	1.2	4	
V _{offset}	Comparator offset error		-	±4	±20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	$\begin{split} &V_{DDA} = 3.3V \\ &T_A = 0 \text{ to } 50 \text{ °C} \\ &V\text{-} = &V_{REFINT}, \\ &3/4 \text{ $V_{REFINT},$} \\ &1/2 \text{ $V_{REFINT},$} \\ &1/4 \text{ $V_{REFINT},$} \\ \end{split}$	-	15	30	ppm /°C
	Current consumption ⁽³⁾	Fast mode	-	3.5	5	
I _{COMP2}	Current consumption.	Slow mode	-	0.5	2	μΑ

Table 63. Comparator 2 characteristics

6.3.18 Timer characteristics

TIM timer characteristics

The parameters given in the Table 64 are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 64. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
t	Timer resolution time		1	-	t _{TIMxCLK}
^L res(TIM)	Timer resolution time	f _{TIMxCLK} = 32 MHz	31.25	-	ns
f	Timer external clock		0	f _{TIMxCLK} /2	MHz
f _{EXT} freque	frequency on CH1 to CH4	f _{TIMxCLK} = 32 MHz	0	16	MHz
Res _{TIM}	Timer resolution	-		16	bit

^{1.} Guaranteed by characterization results.

^{2.} The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included

Table 71. LQFP32, 7 x 7 mm, 32-pin low-profile quad flat package mechanical data

Symbol		millimeters			inches ⁽¹⁾	
Syllibol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
е	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.100	-	-	0.0039
А	-	-	1.600	-	-	0.0630

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 38. LQFP32 recommended footprint 9.70 5V_FP_V2

1. Dimensions are expressed in millimeters.

STM32L041x4/6 Package information

7.3 UFQFPN32 package information

D1

A1

A2

SEATING PLANE

PIN 1 Identifier

A088_ME_V2

Figure 40. UFQFPN32, 5 x 5 mm, 32-pin package outline

1. Drawing is not to scale.

Table 72. UFQFPN32, 5 x 5 mm, 32-pin package mechanical data

Cumbal		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
A3	-	0.200	-	-	0.0079	-
b	0.180	0.250	0.300	0.0071	0.0098	0.0118
D	4.900	5.000	5.100	0.1929	0.1969	0.2008
D2	3.200	3.450	3.700	0.1260	0.1358	0.1457
Е	4.900	5.000	5.100	0.1929	0.1969	0.2008
E2	3.200	3.450	3.700	0.1260	0.1358	0.1457
е	-	0.500	-	-	0.0197	-
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Package information STM32L041x4/6




Figure 41. UFQFPN32 recommended footprint

1. Dimensions are expressed in millimeters.

UFQFPN32 device marking

The following figure gives an example of topside marking versus pin 1 position identifier location.

Other optional marking or inset/upset marks, which depends assembly location, are not indicated below.




Figure 42. Example of UFQFPN32 marking (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

577

Revision history STM32L041x4/6

Table 79. Document revision history

Date	Revision	Changes
12-Apr-2016	3	Features: Change minimum comparator supply voltage to 1.65 V. Updated current consumptions in Standby, Stop and Stop with RTC ON modes. Removed note related to preliminary consumption values in Table 5: Functionalities depending on the working mode (from Run/active down to standby). Added number of fast and standard channels in Section 3.10: Analog-to-digital converter (ADC). Added baudrate allowing to wake up the MCU from Stop mode in Section 3.16.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.16.3: Low-power universal asynchronous receiver transmitter (LPUART). Changed V _{DDA} minimum value to 1.65 V in Table 20: General operating conditions. Added I _{REFINT} value for V _{DD} =1.8 V in Table 35: Peripheral current consumption in Stop and Standby mode. Section 6.3.15: 12-bit ADC characteristics: — Table 57: ADC characteristics: Distinction made between V _{DDA} for fast and standard channels; added note 1. Added note 4. related to R _{ADC} . Updated t _S and t _{CONV} . Updated Table 58: RAIN max for fADC = 16 MHz for f _{ADC} = 16 MHz and distinction made between fast and standard channels. Added Table 66: USART/LPUART characteristics.
01-Dec-2016	4	Added STM32L041E6 part number. Added reference to optional marking or inset/upset marks in all package device marking sections. Removed note related to WLCSP25 preliminary ballout in Table 15: Pin definitions. Changed aaa, bbb, ccc, ddd and eee data from minimum to maximum values in Table 74: WLCSP25 - 2.097 x 2.493 mm, 0.400 mm pitch wafer level chip scale mechanical data. Added LQFP48 device marking, LQFP32 device marking, UFQFPN28 device marking and TSSOP20 device marking.