

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M0+  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 32MHz   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT  |
| Number of I/O              | 20  |
| Program Memory Size        | 32KB (32K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 1K x 8  |
| RAM Size                   | 8K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V   |
| Data Converters            | A/D 10x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 25-UFBGA, WLCSP   |
| Supplier Device Package    | 25-WLCSP (2.1x2.49)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l041e6y6tr">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l041e6y6tr</a> |

---

|          |        |  |            |
|----------|--------|--|------------|
|          | 6.3.15 | 12-bit ADC characteristics .....         | 84         |
|          | 6.3.16 | Temperature sensor characteristics ..... | 87         |
|          | 6.3.17 | Comparators .....                        | 88         |
|          | 6.3.18 | Timer characteristics .....              | 89         |
|          | 6.3.19 | Communications interfaces .....          | 90         |
| <b>7</b> |        | <b>Package information .....</b>         | <b>96</b>  |
|          | 7.1    | LQFP48 package information .....         | 96         |
|          | 7.2    | LQFP32 package information .....         | 100        |
|          | 7.3    | UFQFPN32 package information .....       | 103        |
|          | 7.4    | UFQFPN28 package information .....       | 105        |
|          | 7.5    | WLCSP25 package information .....        | 108        |
|          | 7.6    | TSSOP20 package information .....        | 111        |
|          | 7.7    | Thermal characteristics .....            | 114        |
|          | 7.7.1  | Reference document .....                 | 115        |
| <b>8</b> |        | <b>Part numbering .....</b>              | <b>116</b> |
| <b>9</b> |        | <b>Revision history .....</b>            | <b>117</b> |

## List of figures

|            |   |     |
|------------|---|-----|
| Figure 1.  | STM32L041x4/6 block diagram   | 13  |
| Figure 2.  | Clock tree  | 24  |
| Figure 3.  | STM32L041x4/6 LQFP48  | 34  |
| Figure 4.  | STM32L041x4/6 LQFP32 pinout   | 34  |
| Figure 5.  | STM32L041x4/6 UFQFPN32 pinout   | 35  |
| Figure 6.  | STM32L041x4/6 UFQFPN28 pinout   | 35  |
| Figure 7.  | STM32L041GxUxS UFQFPN28 pinout  | 36  |
| Figure 8.  | STM32L041x4/6 TSSOP20 pinout  | 36  |
| Figure 9.  | STM32L041x4/6 WLCSP25 pinout  | 37  |
| Figure 10. | Memory map  | 46  |
| Figure 11. | Pin loading conditions  | 47  |
| Figure 12. | Pin input voltage   | 47  |
| Figure 13. | Power supply scheme   | 48  |
| Figure 14. | Current consumption measurement scheme  | 48  |
| Figure 15. | IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from<br>Flash memory, Range 2, HSE = 16 MHz, 1WS                   | 57  |
| Figure 16. | IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from<br>Flash memory, Range 2, HSI16, 1WS                          | 57  |
| Figure 17. | IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low-power run mode, code running<br>from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS | 61  |
| Figure 18. | IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled<br>and running on LSE Low drive                           | 62  |
| Figure 19. | IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled,<br>all clocks off  | 62  |
| Figure 20. | High-speed external clock source AC timing diagram  | 67  |
| Figure 21. | Low-speed external clock source AC timing diagram   | 68  |
| Figure 22. | HSE oscillator circuit diagram  | 69  |
| Figure 23. | Typical application with a 32.768 kHz crystal   | 70  |
| Figure 24. | HSI16 minimum and maximum value versus temperature  | 71  |
| Figure 25. | VIH/VIL versus VDD (CMOS I/Os)  | 80  |
| Figure 26. | VIH/VIL versus VDD (TTL I/Os)   | 80  |
| Figure 27. | I/O AC characteristics definition   | 83  |
| Figure 28. | Recommended NRST pin protection   | 84  |
| Figure 29. | ADC accuracy characteristics  | 87  |
| Figure 30. | Typical connection diagram using the ADC  | 87  |
| Figure 31. | SPI timing diagram - slave mode and CPHA = 0  | 94  |
| Figure 32. | SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup>   | 95  |
| Figure 33. | SPI timing diagram - master mode <sup>(1)</sup>   | 95  |
| Figure 34. | LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package outline  | 96  |
| Figure 35. | LQFP48 recommended footprint  | 98  |
| Figure 36. | Example of LQFP48 marking (package top view)  | 99  |
| Figure 37. | LQFP32, 7 x 7 mm, 32-pin low-profile quad flat package outline  | 100 |
| Figure 38. | LQFP32 recommended footprint  | 101 |
| Figure 39. | Example of LQFP32 marking (package top view)  | 102 |
| Figure 40. | UFQFPN32, 5 x 5 mm, 32-pin package outline  | 103 |
| Figure 41. | UFQFPN32 recommended footprint  | 104 |
| Figure 42. | Example of UFQFPN32 marking (package top view)  | 104 |
| Figure 43. | UFQPN28, 4 x 4 mm, 28-pin package outline   | 105 |

**Table 5. Functionalities depending on the working mode  
(from Run/active down to standby) (continued)<sup>(1)</sup>**

| IPs                           | Run/Active | Sleep   | Low-power run | Low-power sleep | Stop             |                   | Standby |                   |
|-------------------------------|------------|---------|---------------|-----------------|------------------|-------------------|---------|-------------------|
|                               |            |         |               |                 |                  | Wakeup capability |         | Wakeup capability |
| Power-on/down reset (POR/PDR) | Y          | Y       | Y             | Y               | Y                | Y                 | Y       | Y                 |
| High Speed Internal (HSI)     | O          | O       | --            | --              | (2)              |                   | --      |                   |
| High Speed External (HSE)     | O          | O       | O             | O               | --               |                   | --      |                   |
| Low Speed Internal (LSI)      | O          | O       | O             | O               | O                |                   | O       |                   |
| Low Speed External (LSE)      | O          | O       | O             | O               | O                |                   | O       |                   |
| Multi-Speed Internal (MSI)    | O          | O       | Y             | Y               | --               |                   | --      |                   |
| Inter-Connect Controller      | Y          | Y       | Y             | Y               | Y                |                   | --      |                   |
| RTC                           | O          | O       | O             | O               | O                | O                 | O       |                   |
| RTC Tamper                    | O          | O       | O             | O               | O                | O                 | O       | O                 |
| Auto WakeUp (AWU)             | O          | O       | O             | O               | O                | O                 | O       | O                 |
| USART                         | O          | O       | O             | O               | O <sup>(3)</sup> | O                 | --      |                   |
| LPUART                        | O          | O       | O             | O               | O <sup>(3)</sup> | O                 | --      |                   |
| SPI                           | O          | O       | O             | O               | --               |                   | --      |                   |
| I2C                           | O          | O       | O             | O               | O <sup>(4)</sup> | O                 | --      |                   |
| ADC                           | O          | O       | --            | --              | --               |                   | --      |                   |
| Temperature sensor            | O          | O       | O             | O               | O                |                   | --      |                   |
| Comparators                   | O          | O       | O             | O               | O                | O                 | --      |                   |
| 16-bit timers                 | O          | O       | O             | O               | --               |                   | --      |                   |
| LPTIMER                       | O          | O       | O             | O               | O                | O                 |         |                   |
| IWDG                          | O          | O       | O             | O               | O                | O                 | O       | O                 |
| WWDG                          | O          | O       | O             | O               | --               |                   | --      |                   |
| SysTick Timer                 | O          | O       | O             | O               |                  |                   | --      |                   |
| GPIOs                         | O          | O       | O             | O               | O                | O                 |         | 2 pins            |
| Wakeup time to Run mode       | 0 µs       | 0.36 µs | 3 µs          | 32 µs           | 3.5 µs           |                   | 65 µs   |                   |

The Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt Controller (NVIC), to deliver industry-leading interrupt performance. The NVIC:

- includes a Non-Maskable Interrupt (NMI)
- provides zero jitter interrupt option
- provides four interrupt priority levels

The tight integration of the processor core and NVIC provides fast execution of Interrupt Service Routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart load-multiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to enter rapidly stop or standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt latency.

## 3.4 Reset and supply management

### 3.4.1 Power supply schemes

- $V_{DD} = 1.65$  to  $3.6$  V: external power supply for I/Os and the internal regulator. Provided externally through  $V_{DD}$  pins.
- $V_{SSA}$ ,  $V_{DDA} = 1.65$  to  $3.6$  V: external analog power supplies for ADC, reset blocks, RCs and PLL.  $V_{DDA}$  and  $V_{SSA}$  must be connected to  $V_{DD}$  and  $V_{SS}$ , respectively.

### 3.4.2 Power supply supervisor

The devices feature an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

- The version with BOR activated at power-on operates between  $1.8$  V and  $3.6$  V.
- The other version without BOR operates between  $1.65$  V and  $3.6$  V.

After the  $V_{DD}$  threshold is reached ( $1.65$  V or  $1.8$  V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the  $V_{DD}$  min value becomes  $1.65$  V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from  $1.8$  V whatever the power ramp-up phase before it reaches  $1.8$  V. When BOR is not active at power-up, the power ramp-up should guarantee that  $1.65$  V is reached on  $V_{DD}$  at least  $1$  ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from  $1.8$  V to  $3$  V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage ( $V_{REFINT}$ ) in Stop mode. The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V_{BOR}$ , without the need for any external reset circuit.

## 3.15 Timers and watchdogs

The ultra-low-power STM32L041x4/6 devices include three general-purpose timers, one low-power timer (LPTM), two watchdog timers and the SysTick timer.

[Table 9](#) compares the features of the general-purpose and basic timers.

**Table 9. Timer feature comparison**

| Timer        | Counter resolution | Counter type      | Prescaler factor                | DMA request generation | Capture/compare channels | Complementary outputs |
|--------------|--------------------|-------------------|---------------------------------|------------------------|--------------------------|-----------------------|
| TIM2         | 16-bit             | Up, down, up/down | Any integer between 1 and 65536 | Yes                    | 4                        | No                    |
| TIM21, TIM22 | 16-bit             | Up, down, up/down | Any integer between 1 and 65536 | No                     | 2                        | No                    |

### 3.15.1 General-purpose timers (TIM2, TIM21 and TIM22)

There are three synchronizable general-purpose timers embedded in the STM32L041x4/6 devices (see [Table 9](#) for differences).

#### TIM2

TIM2 is based on 16-bit auto-reload up/down counter. It includes a 16-bit prescaler. It features four independent channels each for input capture/output compare, PWM or one-pulse mode output.

The TIM2 general-purpose timers can work together or with the TIM21 and TIM22 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2 has independent DMA request generation.


This timer is capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

#### TIM21 and TIM22

TIM21 and TIM22 are based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. They have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together and be synchronized with the TIM2, full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

Figure 9. STM32L041x4/6 WLCSP25 pinout



1. The above figure shows the package top view.

Table 14. Legend/abbreviations used in the pinout table

| Name          |                      | Abbreviation  | Definition  |
|---------------|----------------------|---|---|
| Pin name      |                      | Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name |   |
| Pin type      |                      | S   | Supply pin  |
|               |                      | I   | Input only pin  |
|               |                      | I/O   | Input / output pin  |
| I/O structure |                      | FT  | 5 V tolerant I/O  |
|               |                      | FTf   | 5 V tolerant I/O, FM+ capable                               |
|               |                      | TC  | Standard 3.3V I/O   |
|               |                      | B   | Dedicated BOOT0 pin   |
|               |                      | RST   | Bidirectional reset pin with embedded weak pull-up resistor |
| Notes         |                      | Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset.                                     |   |
| Pin functions | Alternate functions  | Functions selected through GPIOx_AFR registers  |   |
|               | Additional functions | Functions directly selected/enabled through peripheral registers  |   |


Table 15. Pin definitions (continued)

| Pin number |         |          |                                |        |                         |        | Pin name<br>(function<br>after reset) | Pin<br>type | I/O structure | Note | Alternate<br>functions   | Additional functions |
|------------|---------|----------|--------------------------------|--------|-------------------------|--------|---------------------------------------|-------------|---------------|------|--|----------------------|
| TSSOP20    | WLCSP25 | UFQFPN28 | UFQFPN28 (STM32L041GxUxS only) | LQFP32 | UFQFPN32 <sup>(1)</sup> | LQFP48 |                                       |             |               |      |  |                      |
| 13         | C3      | 13       | 13                             | 13     | 13                      | 17     | PA7                                   | I/O         | FT            | -    | SPI1_MOSI,<br>LPTIM1_OUT,<br>USART2_CTS,<br>TIM22_CH2,<br>EVENTOUT,<br>COMP2_OUT | ADC_IN7              |
| -          | E2      | 14       | 14                             | 14     | 14                      | 18     | PB0                                   | I/O         | FT            | -    | EVENTOUT,<br>SPI1_MISO,<br>USART2_RTS,<br>TIM2_CH3                               | ADC_IN8, VREF_OUT    |
| 14         | D2      | 15       | 15                             | 15     | 15                      | 19     | PB1                                   | I/O         | FT            | -    | USART2_CK,<br>SPI1_MOSI,<br>LPUART1_RTS,<br>TIM2_CH4                             | ADC_IN9, VREF_OUT    |
| -          | -       | -        | -                              | -      | -                       | 16     | PB2                                   | I/O         | FT            | -    | LPTIM1_OUT   | -                    |
| -          | -       | -        | -                              | -      | -                       | 21     | PB10                                  | I/O         | FT            | -    | TIM2_CH3,<br>LPUART1_TX  | -                    |
| -          | -       | -        | -                              | -      | -                       | 22     | PB11                                  | I/O         | FT            | -    | EVENTOUT,<br>TIM2_CH4,<br>LPUART1_RX   | -                    |
| 15         | -       | 16       | 16                             | 16     | -                       | 23     | VSS                                   | S           | -             | -    | -  | -                    |
| 16         | -       | 17       | 17                             | 17     | 17                      | 24     | VDD                                   | S           | -             | -    | -  | -                    |
| -          | -       | -        | -                              | -      | -                       | 25     | PB12                                  | I/O         | FT            | -    | SPI1_NSS,<br>EVENTOUT  | -                    |
| -          | -       | -        | -                              | -      | -                       | 26     | PB13                                  | I/O         | FT            | -    | SPI1_SCK, MCO,<br>TIM21_CH1,<br>LPUART1_CTS                                      | -                    |



## 5 Memory mapping

### Figure 10. Memory map



1. Refer to the STM32L041x4/6 reference manual for details on the Flash memory organization for each memory size.

## 6.3 Operating conditions

### 6.3.1 General operating conditions

Table 20. General operating conditions

| Symbol      | Parameter   | Conditions  | Min  | Max          | Unit |
|-------------|---|---|------|--------------|------|
| $f_{HCLK}$  | Internal AHB clock frequency  | -   | 0    | 32           | MHz  |
| $f_{PCLK1}$ | Internal APB1 clock frequency   | -   | 0    | 32           |      |
| $f_{PCLK2}$ | Internal APB2 clock frequency   | -   | 0    | 32           |      |
| $V_{DD}$    | Standard operating voltage  | BOR detector disabled                               | 1.65 | 3.6          | V    |
|             |   | BOR detector enabled, at power on                   | 1.8  | 3.6          |      |
|             |   | BOR detector disabled, after power on               | 1.65 | 3.6          |      |
| $V_{DDA}$   | Analog operating voltage (all features)   | Must be the same voltage as $V_{DD}$ <sup>(1)</sup> | 1.65 | 3.6          | V    |
| $V_{IN}$    | Input voltage on FT, FTf and RST pins <sup>(2)</sup>  | $2.0\text{ V} \leq V_{DD} \leq 3.6\text{ V}$        | -0.3 | 5.5          | V    |
|             |   | $1.65\text{ V} \leq V_{DD} \leq 2.0\text{ V}$       | -0.3 | 5.2          |      |
|             | Input voltage on BOOT0 pin  | -   | 0    | 5.5          |      |
|             | Input voltage on TC pin   | -   | -0.3 | $V_{DD}+0.3$ |      |
| $P_D$       | Power dissipation at $T_A = 85\text{ °C}$ (range 6) or $T_A = 105\text{ °C}$ (range 7) <sup>(3)</sup> | LQFP48 package                                      | -    | 351          | mW   |
|             |   | LQFP32 package                                      | -    | 333          |      |
|             |   | UFQFPN32 package                                    | -    | 513          |      |
|             |   | UFQFPN28 package                                    | -    | 167          |      |
|             |   | WLCSP25 package                                     | -    | 286          |      |
|             |   | TSSOP20 package                                     | -    | 333          |      |
|             | Power dissipation at $T_A = 125\text{ °C}$ (range 3) <sup>(3)</sup>                                   | LQFP48 package                                      | -    | 88           |      |
|             |   | LQFP32 package                                      | -    | 83           |      |
|             |   | UFQFPN32 package                                    | -    | 128          |      |
|             |   | UFQFPN28 package                                    | -    | 42           |      |
|             |   | WLCSP25 package                                     | -    | 71           |      |
|             |   | TSSOP20 package                                     | -    | 83           |      |

Table 20. General operating conditions (continued)

| Symbol         | Parameter                            | Conditions                          | Min | Max | Unit |
|----------------|--------------------------------------|-------------------------------------|-----|-----|------|
| T <sub>A</sub> | Temperature range                    | Maximum power dissipation (range 6) | −40 | 85  | °C   |
|                |                                      | Maximum power dissipation (range 7) | −40 | 105 |      |
|                |                                      | Maximum power dissipation (range 3) | −40 | 125 |      |
| T <sub>J</sub> | Junction temperature range (range 6) | −40 °C ≤ T <sub>A</sub> ≤ 85 °      | −40 | 105 |      |
|                | Junction temperature range (range 7) | −40 °C ≤ T <sub>A</sub> ≤ 105 °C    | −40 | 125 |      |
|                | Junction temperature range (range 3) | −40 °C ≤ T <sub>A</sub> ≤ 125 °C    | −40 | 130 |      |

1. It is recommended to power V<sub>DD</sub> and V<sub>DDA</sub> from the same source. A maximum difference of 300 mV between V<sub>DD</sub> and V<sub>DDA</sub> can be tolerated during power-up and normal operation.
2. To sustain a voltage higher than V<sub>DD</sub>+0.3V, the internal pull-up/pull-down resistors must be disabled.
3. If T<sub>A</sub> is lower, higher P<sub>D</sub> values are allowed as long as T<sub>J</sub> does not exceed T<sub>J</sub> max (see [Table 19: Thermal characteristics on page 50](#)).

### 6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in [Table 20](#).

Table 21. Embedded reset and power control block characteristics

| Symbol                               | Parameter                           | Conditions  | Min  | Typ  | Max  | Unit |
|--------------------------------------|-------------------------------------|---|------|------|------|------|
| t <sub>VDD</sub> <sup>(1)</sup>      | V <sub>DD</sub> rise time rate      | BOR detector enabled                                | 0    | -    | ∞    | μs/V |
|                                      |                                     | BOR detector disabled                               | 0    | -    | 1000 |      |
|                                      | V <sub>DD</sub> fall time rate      | BOR detector enabled                                | 20   | -    | ∞    |      |
|                                      |                                     | BOR detector disabled                               | 0    | -    | 1000 |      |
| T <sub>RSTTEMPO</sub> <sup>(1)</sup> | Reset temporization                 | V <sub>DD</sub> rising, BOR enabled                 | -    | 2    | 3.3  | ms   |
|                                      |                                     | V <sub>DD</sub> rising, BOR disabled <sup>(2)</sup> | 0.4  | 0.7  | 1.6  |      |
| V <sub>POR/PDR</sub>                 | Power on/power down reset threshold | Falling edge  | 1    | 1.5  | 1.65 | V    |
|                                      |                                     | Rising edge   | 1.3  | 1.5  | 1.65 |      |
| V <sub>BOR0</sub>                    | Brown-out reset threshold 0         | Falling edge  | 1.67 | 1.7  | 1.74 |      |
|                                      |                                     | Rising edge   | 1.69 | 1.76 | 1.8  |      |
| V <sub>BOR1</sub>                    | Brown-out reset threshold 1         | Falling edge  | 1.87 | 1.93 | 1.97 |      |
|                                      |                                     | Rising edge   | 1.96 | 2.03 | 2.07 |      |
| V <sub>BOR2</sub>                    | Brown-out reset threshold 2         | Falling edge  | 2.22 | 2.30 | 2.35 |      |
|                                      |                                     | Rising edge   | 2.31 | 2.41 | 2.44 |      |

### 6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in [Figure 14: Current consumption measurement scheme](#).

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code if not specified otherwise.

The current consumption values are derived from the tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 20: General operating conditions](#) unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time and prefetch is adjusted depending on fHCLK frequency and voltage range to provide the best CPU performance unless otherwise specified.
- When the peripherals are enabled  $f_{APB1} = f_{APB2} = f_{APB}$
- When PLL is on, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used)
- The HSE user clock is applied to OSCI\_IN input (LQFP48 package) and to CK\_IN (other packages). It follows the characteristic specified in [Table 37: High-speed external user clock characteristics](#)
- For maximum current consumption  $V_{DD} = V_{DDA} = 3.6$  V is applied to all supply pins
- For typical current consumption  $V_{DD} = V_{DDA} = 3.0$  V is applied to all supply pins if not specified otherwise

The parameters given in [Table 44](#), [Table 20](#) and [Table 21](#) are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 20](#).

2. HSI oscillator is off for this measure.
3. Current consumption is negligible and close to 0  $\mu\text{A}$ .

**Table 35. Peripheral current consumption in Stop and Standby mode<sup>(1)</sup>**

| Symbol              | Peripheral                   | Typical consumption, $T_A = 25\text{ }^\circ\text{C}$ |                       | Unit          |
|---------------------|------------------------------|---|-----------------------|---------------|
|                     |                              | $V_{DD}=1.8\text{ V}$                                 | $V_{DD}=3.0\text{ V}$ |               |
| $I_{DD(PVD / BOR)}$ | -                            | 0.7   | 1.2                   | $\mu\text{A}$ |
| $I_{REFINT}$        | -                            | 1.3   | 1.4                   |               |
| -                   | LSE Low drive <sup>(2)</sup> | 0.1   | 0.1                   |               |
| -                   | LSI                          | 0.27  | 0.31                  |               |
| -                   | IWDG                         | 0.2   | 0.3                   |               |
| -                   | LPTIM1, Input 100 Hz         | 0.01  | 0.01                  |               |
| -                   | LPTIM1, Input 1 MHz          | 6   | 6                     |               |
| -                   | LPUART1                      | 0.2   | 0.2                   |               |
| -                   | RTC (LSE in Bypass mode)     | 0.2   | 0.2                   |               |

1. LPTIM, LPUART peripherals can operate in Stop mode but not in Standby mode
2. LSE Low drive consumption is the difference between an external clock on OSC32\_IN and a quartz between OSC32\_IN and OSC32\_OUT.-

### 6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI or HSI16 RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is either the MSI oscillator in the range configured before entering Stop mode, the HSI16 or HSI16/4.
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 20](#).

Table 43. MSI oscillator characteristics (continued)

| Symbol                | Parameter                          | Condition                                | Typ | Max | Unit    |
|-----------------------|------------------------------------|--|-----|-----|---------|
| $t_{SU(MSI)}$         | MSI oscillator startup time        | MSI range 0                              | 30  | -   | $\mu s$ |
|                       |                                    | MSI range 1                              | 20  | -   |         |
|                       |                                    | MSI range 2                              | 15  | -   |         |
|                       |                                    | MSI range 3                              | 10  | -   |         |
|                       |                                    | MSI range 4                              | 6   | -   |         |
|                       |                                    | MSI range 5                              | 5   | -   |         |
|                       |                                    | MSI range 6,<br>Voltage range 1<br>and 2 | 3.5 | -   |         |
|                       |                                    | MSI range 6,<br>Voltage range 3          | 5   | -   |         |
| $t_{STAB(MSI)}^{(2)}$ | MSI oscillator stabilization time  | MSI range 0                              | -   | 40  | $\mu s$ |
|                       |                                    | MSI range 1                              | -   | 20  |         |
|                       |                                    | MSI range 2                              | -   | 10  |         |
|                       |                                    | MSI range 3                              | -   | 4   |         |
|                       |                                    | MSI range 4                              | -   | 2.5 |         |
|                       |                                    | MSI range 5                              | -   | 2   |         |
|                       |                                    | MSI range 6,<br>Voltage range 1<br>and 2 | -   | 2   |         |
|                       |                                    | MSI range 3,<br>Voltage range 3          | -   | 3   |         |
| $f_{OVER(MSI)}$       | MSI oscillator frequency overshoot | Any range to<br>range 5                  | -   | 4   | MHz     |
|                       |                                    | Any range to<br>range 6                  | -   | 6   |         |

1. This is a deviation for an individual part, once the initial frequency has been measured.

2. Guaranteed by characterization results.


### 6.3.8 PLL characteristics

The parameters given in [Table 44](#) are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 20](#).

Table 44. PLL characteristics

| Symbol        | Parameter                      | Value |     |                    | Unit |
|---------------|--------------------------------|-------|-----|--------------------|------|
|               |                                | Min   | Typ | Max <sup>(1)</sup> |      |
| $f_{PLL\_IN}$ | PLL input clock <sup>(2)</sup> | 2     | -   | 24                 | MHz  |
|               | PLL input clock duty cycle     | 45    | -   | 55                 | %    |

Figure 27. I/O AC characteristics definition



### 6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor,  $R_{PU}$ , except when it is internally driven low (see [Table 56](#)).

Unless otherwise specified, the parameters given in [Table 56](#) are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 20](#).

Table 56. NRST pin characteristics

| Symbol                | Parameter                                       | Conditions   | Min      | Typ                | Max      | Unit |
|-----------------------|---|--|----------|--------------------|----------|------|
| $V_{IL(NRST)}^{(1)}$  | NRST input low level voltage                    | -  | $V_{SS}$ | -                  | 0.8      | V    |
| $V_{IH(NRST)}^{(1)}$  | NRST input high level voltage                   | -  | 1.4      | -                  | $V_{DD}$ |      |
| $V_{OL(NRST)}^{(1)}$  | NRST output low level voltage                   | $I_{OL} = 2 \text{ mA}$<br>$2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$    | -        | -                  | 0.4      |      |
|                       |   | $I_{OL} = 1.5 \text{ mA}$<br>$1.65 \text{ V} < V_{DD} < 2.7 \text{ V}$ | -        | -                  |          |      |
| $V_{hys(NRST)}^{(1)}$ | NRST Schmitt trigger voltage hysteresis         | -  | -        | $10\%V_{DD}^{(2)}$ | -        | mV   |
| $R_{PU}$              | Weak pull-up equivalent resistor <sup>(3)</sup> | $V_{IN} = V_{SS}$  | 30       | 45                 | 60       | kΩ   |
| $V_{F(NRST)}^{(1)}$   | NRST input filtered pulse                       | -  | -        | -                  | 50       | ns   |
| $V_{NF(NRST)}^{(1)}$  | NRST input not filtered pulse                   | -  | 350      | -                  | -        | ns   |

1. Guaranteed by design.

2. 200 mV minimum value

3. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.

Table 58.  $R_{AIN}$  max for  $f_{ADC} = 16 \text{ MHz}^{(1)}$ 

| $T_s$<br>(cycles) | $t_s$<br>( $\mu\text{s}$ ) | $R_{AIN}$ max for<br>fast channels<br>( $k\Omega$ ) | $R_{AIN}$ max for standard channels ( $k\Omega$ ) |                          |                          |                          |                           |  |   |
|-------------------|----------------------------|---|---|--------------------------|--------------------------|--------------------------|---------------------------|--|---|
|                   |                            |   | $V_{DD} > 2.7 \text{ V}$                          | $V_{DD} > 2.4 \text{ V}$ | $V_{DD} > 2.0 \text{ V}$ | $V_{DD} > 1.8 \text{ V}$ | $V_{DD} > 1.75 \text{ V}$ | $V_{DD} > 1.65 \text{ V}$<br>and<br>$T_A > -10 \text{ }^\circ\text{C}$ | $V_{DD} > 1.65 \text{ V}$<br>and<br>$T_A > 25 \text{ }^\circ\text{C}$ |
| 1.5               | 0.09                       | 0.5   | < 0.1   | NA                       | NA                       | NA                       | NA                        | NA   | NA  |
| 3.5               | 0.22                       | 1   | 0.2   | < 0.1                    | NA                       | NA                       | NA                        | NA   | NA  |
| 7.5               | 0.47                       | 2.5   | 1.7   | 1.5                      | < 0.1                    | NA                       | NA                        | NA   | NA  |
| 12.5              | 0.78                       | 4   | 3.2   | 3                        | 1                        | NA                       | NA                        | NA   | NA  |
| 19.5              | 1.22                       | 6.5   | 5.7   | 5.5                      | 3.5                      | NA                       | NA                        | NA   | < 0.1   |
| 39.5              | 2.47                       | 13  | 12.2  | 12                       | 10                       | NA                       | NA                        | NA   | 5   |
| 79.5              | 4.97                       | 27  | 26.2  | 26                       | 24                       | < 0.1                    | NA                        | NA   | 19  |
| 160.5             | 10.03                      | 50  | 49.2  | 49                       | 47                       | 32                       | < 0.1                     | < 0.1  | 42  |

1. Guaranteed by design.

Table 59. ADC accuracy<sup>(1)(2)(3)</sup>

| Symbol | Parameter  | Conditions   | Min  | Typ  | Max | Unit |
|--------|--|--|------|------|-----|------|
| ET     | Total unadjusted error   | $1.65 \text{ V} < V_{DDA} < 3.6 \text{ V}$ , range 1/2/3 | -    | 2    | 4   | LSB  |
| EO     | Offset error   |  | -    | 1    | 2.5 |      |
| EG     | Gain error   |  | -    | 1    | 2   |      |
| EL     | Integral linearity error   |  | -    | 1.5  | 2.5 |      |
| ED     | Differential linearity error   |  | -    | 1    | 1.5 |      |
| ENOB   | Effective number of bits   |  | 10.2 | 11   |     | bits |
|        | Effective number of bits (16-bit mode oversampling with ratio =256) <sup>(4)</sup> |  | 11.3 | 12.1 | -   |      |
| SINAD  | Signal-to-noise distortion   |  | 63   | 69   | -   | dB   |
| SNR    | Signal-to-noise ratio  |  | 63   | 69   | -   |      |
|        | Signal-to-noise ratio (16-bit mode oversampling with ratio =256) <sup>(4)</sup>    |  | 70   | 76   | -   |      |
| THD    | Total harmonic distortion  |  | -    | -85  | -73 |      |

- ADC DC accuracy values are measured after internal calibration.
- ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in [Section 6.3.12](#) does not affect the ADC accuracy.
- Better performance may be achieved in restricted  $V_{DDA}$ , frequency and temperature ranges.
- This number is obtained by the test board without additional noise, resulting in non-optimized value for oversampling mode.



Table 63. Comparator 2 characteristics

| Symbol          | Parameter                                     | Conditions   | Min  | Typ     | Max <sup>(1)</sup> | Unit            |
|-----------------|---|--|------|---------|--------------------|-----------------|
| $V_{DDA}$       | Analog supply voltage                         | -  | 1.65 | -       | 3.6                | V               |
| $V_{IN}$        | Comparator 2 input voltage range              | -  | 0    | -       | $V_{DDA}$          | V               |
| $t_{START}$     | Comparator startup time                       | Fast mode  | -    | 15      | 20                 | $\mu s$         |
|                 |   | Slow mode  | -    | 20      | 25                 |                 |
| $t_{d\ slow}$   | Propagation delay <sup>(2)</sup> in slow mode | $1.65\ V \leq V_{DDA} \leq 2.7\ V$   | -    | 1.8     | 3.5                |                 |
|                 |   | $2.7\ V \leq V_{DDA} \leq 3.6\ V$  | -    | 2.5     | 6                  |                 |
| $t_{d\ fast}$   | Propagation delay <sup>(2)</sup> in fast mode | $1.65\ V \leq V_{DDA} \leq 2.7\ V$   | -    | 0.8     | 2                  |                 |
|                 |   | $2.7\ V \leq V_{DDA} \leq 3.6\ V$  | -    | 1.2     | 4                  |                 |
| $V_{offset}$    | Comparator offset error                       |  | -    | $\pm 4$ | $\pm 20$           | mV              |
| $dThreshold/dt$ | Threshold voltage temperature coefficient     | $V_{DDA} = 3.3V$<br>$T_A = 0\ to\ 50\ ^\circ C$<br>$V_- = V_{REFINT},$<br>$3/4\ V_{REFINT},$<br>$1/2\ V_{REFINT},$<br>$1/4\ V_{REFINT}.$ | -    | 15      | 30                 | ppm/ $^\circ C$ |
| $I_{COMP2}$     | Current consumption <sup>(3)</sup>            | Fast mode  | -    | 3.5     | 5                  | $\mu A$         |
|                 |   | Slow mode  | -    | 0.5     | 2                  |                 |

1. Guaranteed by characterization results.
2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
3. Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included.

### 6.3.18 Timer characteristics

#### TIM timer characteristics

The parameters given in the [Table 64](#) are guaranteed by design.

Refer to [Section 6.3.13: I/O port characteristics](#) for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 64. TIMx<sup>(1)</sup> characteristics


| Symbol         | Parameter                                    | Conditions              | Min   | Max             | Unit          |
|----------------|--|-------------------------|-------|-----------------|---------------|
| $t_{res(TIM)}$ | Timer resolution time                        |                         | 1     | -               | $t_{TIMxCLK}$ |
|                |  | $f_{TIMxCLK} = 32\ MHz$ | 31.25 | -               | ns            |
| $f_{EXT}$      | Timer external clock frequency on CH1 to CH4 |                         | 0     | $f_{TIMxCLK}/2$ | MHz           |
|                |  | $f_{TIMxCLK} = 32\ MHz$ | 0     | 16              | MHz           |
| $Res_{TIM}$    | Timer resolution                             | -                       |       | 16              | bit           |

**Table 71. LQFP32, 7 x 7 mm, 32-pin low-profile quad flat package mechanical data**

| Symbol | millimeters |       |       | inches <sup>(1)</sup> |        |        |
|--------|-------------|-------|-------|-----------------------|--------|--------|
|        | Min         | Typ   | Max   | Min                   | Typ    | Max    |
| A      | -           | -     | 1.600 | -                     | -      | 0.0630 |
| A1     | 0.050       | -     | 0.150 | 0.0020                | -      | 0.0059 |
| A2     | 1.350       | 1.400 | 1.450 | 0.0531                | 0.0551 | 0.0571 |
| b      | 0.300       | 0.370 | 0.450 | 0.0118                | 0.0146 | 0.0177 |
| c      | 0.090       | -     | 0.200 | 0.0035                | -      | 0.0079 |
| D      | 8.800       | 9.000 | 9.200 | 0.3465                | 0.3543 | 0.3622 |
| D1     | 6.800       | 7.000 | 7.200 | 0.2677                | 0.2756 | 0.2835 |
| D3     | -           | 5.600 | -     | -                     | 0.2205 | -      |
| E      | 8.800       | 9.000 | 9.200 | 0.3465                | 0.3543 | 0.3622 |
| E1     | 6.800       | 7.000 | 7.200 | 0.2677                | 0.2756 | 0.2835 |
| E3     | -           | 5.600 | -     | -                     | 0.2205 | -      |
| e      | -           | 0.800 | -     | -                     | 0.0315 | -      |
| L      | 0.450       | 0.600 | 0.750 | 0.0177                | 0.0236 | 0.0295 |
| L1     | -           | 1.000 | -     | -                     | 0.0394 | -      |
| ccc    | -           | -     | 0.100 | -                     | -      | 0.0039 |
| A      | -           | -     | 1.600 | -                     | -      | 0.0630 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.


**Figure 38. LQFP32 recommended footprint**



1. Dimensions are expressed in millimeters.

### 7.3 UFQFPN32 package information

Figure 40. UFQFPN32, 5 x 5 mm, 32-pin package outline




1. Drawing is not to scale.

Table 72. UFQFPN32, 5 x 5 mm, 32-pin package mechanical data

| Symbol | millimeters |       |       | inches <sup>(1)</sup> |        |        |
|--------|-------------|-------|-------|-----------------------|--------|--------|
|        | Min         | Typ   | Max   | Min                   | Typ    | Max    |
| A      | 0.500       | 0.550 | 0.600 | 0.0197                | 0.0217 | 0.0236 |
| A1     | 0.000       | 0.020 | 0.050 | 0.0000                | 0.0008 | 0.0020 |
| A3     | -           | 0.200 | -     | -                     | 0.0079 | -      |
| b      | 0.180       | 0.250 | 0.300 | 0.0071                | 0.0098 | 0.0118 |
| D      | 4.900       | 5.000 | 5.100 | 0.1929                | 0.1969 | 0.2008 |
| D2     | 3.200       | 3.450 | 3.700 | 0.1260                | 0.1358 | 0.1457 |
| E      | 4.900       | 5.000 | 5.100 | 0.1929                | 0.1969 | 0.2008 |
| E2     | 3.200       | 3.450 | 3.700 | 0.1260                | 0.1358 | 0.1457 |
| e      | -           | 0.500 | -     | -                     | 0.0197 | -      |
| L      | 0.300       | 0.400 | 0.500 | 0.0118                | 0.0157 | 0.0197 |
| ddd    | -           | -     | 0.080 | -                     | -      | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 41. UFQFPN32 recommended footprint




1. Dimensions are expressed in millimeters.

### UFQFPN32 device marking

The following figure gives an example of topside marking versus pin 1 position identifier location.

Other optional marking or inset/upset marks, which depends assembly location, are not indicated below.

Figure 42. Example of UFQFPN32 marking (package top view)



- Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

Table 79. Document revision history

| Date        | Revision | Changes  |
|-------------|----------|--|
| 12-Apr-2016 | 3        | <p><b>Features:</b></p> <ul style="list-style-type: none"> <li>– Change minimum comparator supply voltage to 1.65 V.</li> <li>– Updated current consumptions in Standby, Stop and Stop with RTC ON modes.</li> </ul> <p>Removed note related to preliminary consumption values in <a href="#">Table 5: Functionalities depending on the working mode (from Run/active down to standby)</a>.</p> <p>Added number of fast and standard channels in <a href="#">Section 3.10: Analog-to-digital converter (ADC)</a>.</p> <p>Added baudrate allowing to wake up the MCU from Stop mode in <a href="#">Section 3.16.2: Universal synchronous/asynchronous receiver transmitter (USART)</a> and <a href="#">Section 3.16.3: Low-power universal asynchronous receiver transmitter (LPUART)</a>.</p> <p>Changed <math>V_{DDA}</math> minimum value to 1.65 V in <a href="#">Table 20: General operating conditions</a>.</p> <p>Added <math>I_{REFINT}</math> value for <math>V_{DD}=1.8</math> V in <a href="#">Table 35: Peripheral current consumption in Stop and Standby mode</a>.</p> <p><b>Section 6.3.15: 12-bit ADC characteristics:</b></p> <ul style="list-style-type: none"> <li>– <b>Table 57: ADC characteristics:</b><br/>Distinction made between <math>V_{DDA}</math> for fast and standard channels; added note 1.</li> <li>– Added note 4, related to <math>R_{ADC}</math>.</li> <li>– Updated <math>t_S</math> and <math>t_{CONV}</math>.</li> <li>– Updated <a href="#">Table 58: RAIN max for <math>f_{ADC} = 16</math> MHz</a> for <math>f_{ADC} = 16</math> MHz and distinction made between fast and standard channels.</li> </ul> <p>Added <a href="#">Table 66: USART/LPUART characteristics</a>.</p> |
| 01-Dec-2016 | 4        | <p>Added STM32L041E6 part number.</p> <p>Added reference to optional marking or inset/upset marks in all package device marking sections.</p> <p>Removed note related to WLCSP25 preliminary ballout in <a href="#">Table 15: Pin definitions</a>. Changed aaa, bbb, ccc, ddd and eee data from minimum to maximum values in <a href="#">Table 74: WLCSP25 - 2.097 x 2.493 mm, 0.400 mm pitch wafer level chip scale mechanical data</a>.</p> <p>Added <a href="#">LQFP48 device marking</a>, <a href="#">LQFP32 device marking</a>, <a href="#">UFQFPN28 device marking</a> and <a href="#">TSSOP20 device marking</a>.</p>   |