# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	11
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 3x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-50
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f623f2m1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Table of Contents**

1 INTR		4
2 PIN [		5
2.1		10
3 REG		11
4 FLA		14 14
4.1		14
4.2	MAIN FEATURES	14
4.3		14
4.4		15
4.5		16
4.6	IAP (IN-APPLICATION PROGRAMMING)	16
4.7	RELATED DOCUMENTATION	16
4.8	REGISTER DESCRIPTION	16
5 CEN	TRAL PROCESSING UNIT	17
5.1		17
5.2	MAIN FEATURES	17
5.3	CPU REGISTERS	17
6 CLO	CKS AND RESET	20
6.1	CLOCK SYSTEM	20
6.2	RESET	21
7 INTE	RRUPTS	24
7.1		24
7.2	MASKING AND PROCESSING FLOW	24
7.3	INTERRUPTS AND LOW POWER MODES	26
7.4	CONCURRENT & NESTED MANAGEMENT	26
7.5	INTERRUPT REGISTER DESCRIPTION	27
8 POW	ER SAVING MODES	30
8.1		30
8.2	WAIT MODE	30
8.3	HALT MODE	31
9 I/O P	ORTS	32
9.1		32
9.2	FUNCTIONAL DESCRIPTION	32
9.3	MISCELLANEOUS REGISTER	40
10 ON-	CHIP PERIPHERALS	41
10.1	I WATCHDOG TIMER (WDG)	41
10.2	2 PWM AUTO-RELOAD TIMER (ART)	43
10.3	3 TIMEBASE UNIT (TBU)	53
10.4	SERIAL PERIPHERAL INTERFACE (SPI)	56
10.5	SERIAL COMMUNICATIONS INTERFACE (SCI)	67
10.6	SUSB INTERFACE (USB)	83

57

## **2 PIN DESCRIPTION**

#### Figure 2. 44-pin LQFP and 42-Pin SDIP Package Pinouts





		Pin	n°					Le	evel		Ро	rt / C	Cont	trol		Main	
244	42	34	32	20	20	Pin Name	ype	Ħ	out		In	out		Out	put	Function	Alternate Function
LQFF	DIP	SOS	DIP	SO:	DIP		F	Inp	Outp	loat	ndv	int	ana	ОD	РР	reset)	
18	22	9	8	14	19	PB6/PWM0/IT7/ ICCDATA	I/O	C <sub>T</sub>	HS	×	-	١			x	Port B6	ART PWM output 0/ Interrupt 7 input/In- Circuit Communica- tion Data
19	23	10	9	15	20	PB5/ARTIC2/IT6/ ICCCLK	I/O	CT	HS	x		/			x	Port B5	ART Input Capture 2/ Interrupt 6 input/ In-Circuit Communi- cation Clock
20	24	11	10	16	1	PB4/ARTIC1/IT5	I/O	CT	HS	x		/			x	Port B4	ART Input Capture 1/Interrupt 5 input
21	25	12	11	17	2	PB3/ARTCLK	I/O	$C_T$	HS	х					х	Port B3	ART Clock input
22	26	13	12	18	3	PB2/TDO	I/O	CT	HS	x					x	Port B2	SCI Transmit Data Output <sup>1)</sup>
23	27	14	13	19	4	PB1/RDI	I/O	CT	HS	x					x	Port B1	SCI Receive Data Input <sup>1)</sup>
24	28	15	14	20	5	PB0/MCO	I/O	$C_T$	HS	х					x	Port B0	CPU clock output
25	29	16	15	-	-	PA7/AIN7	I/O	$C_{T}$		х			x	0	х	Port A7	ADC Analog Input 7
26	30	17	16	-	-	PA6/AIN6	I/O	$C_{T}$		х	6	X	x	7	х	Port A6	ADC Analog Input 6
27	31	18	17	-	-	PA5/AIN5	I/O	$C_{T}$		х		7	х		х	Port A5	ADC Analog Input 5
28	32	19	18	-	-	PA4/AIN4	I/O	C <sub>T</sub>	~	x			х		х	Port A4	ADC Analog Input 4
29	33	20	19	-	-	PA3/AIN3/IT4	I/O	С <sub>Т</sub>	5	x		١	x		x	Port A3	ADC Analog Input 3/ Interrupt 4 input
30	34	21	20	1	6	PA2/AIN2/IT3	1/0	Ст		x		١	x		x	Port A2	ADC Analog Input 2/ Interrupt 3 input
31	35	22	21	2	7	PA1/AIN1/IT2	I/O	CT		x		١	x		x	Port A1	ADC Analog Input 1/ Interrupt 2 input
32	36	23	22	3	8	PA0/AIN0/IT1/ USBOE	I/O	С <sub>т</sub>		x		١	x		x	Port A0	ADC Analog Input 0/ Interrupt 1 input/ USB Output Enable
33	37	30	29	10	15	RESET	I/O	С								Top priorit rupt (active	y non maskable inter- e low)
34	38	24	23	-	-	V <sub>SSA</sub>	S									Analog Gr be connec	ound Voltage, must ted externally to V <sub>SS</sub> .
35	39	25	24	5	10	USBDM	I/O									USB bidirectional data (data -)	
36	40	26	25	6	11	USBDP	I/O									USB bidirectional data (data +)	
37	41	27	26	7	12	USBVCC	S									USB power supply 3.3V output	
38	42	28	27	-	-	V <sub>DDA</sub>	S									Analog Power Supply Voltage, must be connected externally to $V_{\text{DD}}$ .	
39	-	-	-	-	-	Reserved										Must be le	ft unconnected.
40	1	-	-	-	-	PD6	I/O	$C_T$			х				х	Port D6	
41	2	-	-	-	-	PD5	I/O	$C_{T}$			х				x	Port D5	
42	3	-	-	-	-	PD4	I/O	$C_T$			x				x	Port D4	



		Pir	n n°					Le	vel		Ро	rt / C	Cont	rol		Main			
244	42	34	32	20	20	Pin Name	ype	ype ut		ut out		Input			Output			Function	Alternate Function
LQFI	DIP	SÖ	DIP	SO	DIP		ŕ	Inpl	Out	float	ndm	int	ana	OD	РР	reset)			
43	4	-	-	-	-	PD3	I/O	CT			х				х	Port D3			
44	5	-	-	-	-	PD2	I/O	$C_{T}$			х				х	Port D2			

Note 1: Peripheral not present on all devices. Refer to "Device Summary" on page 1.

## 2.1 PCB LAYOUT RECOMMENDATION

In the case of DIP20 devices the user should layout the PCB so that the DIP20 ST7262 device and the USB connector are centered on the same axis ensuring that the D- and D+ lines are of equal length. Refer to Figure 6

## Figure 6. Recommended PCB Layout for USB Interface with DIP20 package



**۲/ک** 

## Figure 14. Clock block diagram



## 6.2 RESET

The Reset procedure is used to provide an orderly software start-up or to exit low power modes.

Three reset modes are provided: a low voltage reset, a watchdog reset and an external reset at the RESET pin.

A reset causes the reset vector to be fetched from addresses FFFEh and FFFFh in order to be loaded into the PC and with program execution starting from this point.

An internal circuitry provides a 514 CPU clock cycle delay from the time that the oscillator becomes active.

**Caution:** When the ST7 is unprogrammed or fully erased, the Flash is blank and the RESET vector is not programmed. For this reason, it is recommended to keep the RESET pin in low state until programming mode is entered, in order to avoid unwanted behaviour.

## 6.2.1 Low Voltage Reset

Low voltage reset circuitry generates a reset when  $\ensuremath{\mathsf{V}_{\text{DD}}}$  is:

- below V<sub>IT+</sub> when V<sub>DD</sub> is rising,
- below V<sub>IT</sub>, when V<sub>DD</sub> is falling.

During low voltage reset, the RESET pin is held low, thus permitting the MCU to reset other devices.

## Notes:

The Low Voltage Detector can be disabled by setting the LVD bit of the Option byte.

It is recommended to make sure that the  $V_{DD}$  supply voltage rises monotonously when the device is exiting from Reset, to ensure the application functions properly.

## 6.2.2 Watchdog Reset

When a watchdog reset occurs, the RESET pin is pulled low permitting the MCU to reset other devices as when low voltage reset (Figure 15).

## 6.2.3 External Reset

The external reset is an active low input signal applied to the RESET pin of the MCU.

As shown in Figure 18, the RESET signal must stay low for a minimum of one and a half CPU clock cycles.

An internal Schmitt trigger at the RESET pin is provided to improve noise immunity.

#### Figure 15. Low Voltage Reset functional Diagram





Figure 16. Low Voltage Reset Signal Output



**Note**: Typical hysteresis ( $V_{IT+}-V_{IT-}$ ) of 250 mV is expected.



Note: Refer to Electrical Characteristics for values of  $t_{DDR}$ ,  $t_{OXOV}$ ,  $V_{IT+}$  and  $V_{IT-}$ .

## 7 INTERRUPTS

## 7.1 INTRODUCTION

The CPU enhanced interrupt management provides the following features:

- Hardware interrupts
- Software interrupt (TRAP)
- Nested or concurrent interrupt management with flexible interrupt priority and level management:
  - Up to 4 software programmable nesting levels
  - Up to 16 interrupt vectors fixed by hardware
- 3 non maskable events: RESET, TRAP, TLI This interrupt management is based on:
- Bit 5 and bit 3 of the CPU CC register (I1:0),
- Interrupt software priority registers (ISPRx),
- Fixed interrupt vector addresses located at the high addresses of the memory map (FFE0h to FFFFh) sorted by hardware priority order.

This enhanced interrupt controller guarantees full upward compatibility with the standard (not nested) CPU interrupt controller.

## 7.2 MASKING AND PROCESSING FLOW

The interrupt masking is managed by the I1 and I0 bits of the CC register and the ISPRx registers which give the interrupt software priority level of each interrupt vector (see Table 5). The processing flow is shown in Figure 20.

#### Figure 20. Interrupt Processing Flowchart

When an interrupt request has to be serviced:

- Normal processing is suspended at the end of the current instruction execution.
- The PC, X, A and CC registers are saved onto the stack.
- I1 and I0 bits of CC register are set according to the corresponding values in the ISPRx registers of the serviced interrupt vector.
- The PC is then loaded with the interrupt vector of the interrupt to service and the first instruction of the interrupt service routine is fetched (refer to "Interrupt Mapping" table for vector addresses).

The interrupt service routine should end with the IRET instruction which causes the contents of the saved registers to be recovered from the stack.

**Note**: As a consequence of the IRET instruction, the I1 and I0 bits will be restored from the stack and the program in the previous level will resume.

## Table 5. Interrupt Software Priority Levels

Interrupt software priority	Level	l1	10
Level 0 (main)	Low	1	0
Level 1		0	1
Level 2	▼	0	0
Level 3 (= interrupt disable)	High	1	1



## INTERRUPTS (Cont'd)

#### 7.5 INTERRUPT REGISTER DESCRIPTION

#### **CPU CC REGISTER INTERRUPT BITS**

Read/Write

Reset Value: 111x 1010 (xAh)

7							0	_
1	1	11	н	10	Ν	z	С	

Bit 5, 3 = **I1**, **I0** Software Interrupt Priority

These two bits indicate the current interrupt software priority.

Interrupt Software Priority	Level	11	10
Level 0 (main)	Low	1	0
Level 1		0	1
Level 2	. ★	0	0
Level 3 (= interrupt disable*)	High	1	1

These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (ISPRx).

They can be also set/cleared by software with the RIM, SIM, HALT, WFI, IRET and PUSH/POP instructions (see "Interrupt Dedicated Instruction Set" table).

\*Note: TLI, TRAP and RESET events can interrupt a level 3 program.

#### INTERRUPT SOFTWARE PRIORITY REGIS-TERS (ISPRX)

Read/Write (bit 7:4 of **ISPR3** are read only) Reset Value: 1111 1111 (FFh)

	7							0	
ISPR0	l1_3	10_3	l1_2	10_2	11_1	10_1	l1_0	10_0	
ISPR1	11_7	10_7	l1_6	10_6	l1_5	10_5	11_4	10_4	
ISPR2	11_11	10_11	11_10	10_10	l1_9	10_9	l1_8	10_8	5
ISPR3	1	1	1	1	11_13	10_13	11_12	10_12	

These four registers contain the interrupt software priority of each interrupt vector.

 Each interrupt vector (except RESET and TRAP) has corresponding bits in these registers where its own software priority is stored. This correspondence is shown in the following table.

Vector address	ISPRx bits
FFFBh-FFFAh	11_0 and 10_0 bits*
FFF9h-FFF8h	I1_1 and I0_1 bits
FFE1h-FFE0h	I1_13 and I0_13 bits

Each I1\_x and I0\_x bit value in the ISPRx registers has the same meaning as the I1 and I0 bits in the CC register.

 Level 0 can not be written (l1\_x=1, l0\_x=0). In this case, the previously stored value is kept. (example: previous=CFh, write=64h, result=44h)

The RESET, TRAP and TLI vectors have no software priorities. When one is serviced, the I1 and I0 bits of the CC register are both set.

\*Note: Bits in the ISPRx registers which correspond to the TLI can be read and written but they are not significant in the interrupt process management.

**Caution**: If the  $I1_x$  and  $I0_x$  bits are modified while the interrupt x is executed the following behaviour has to be considered: If the interrupt x is still pending (new interrupt or flag not cleared) and the new software priority is higher than the previous one, the interrupt x is re-entered. Otherwise, the software priority stays unchanged up to the next interrupt request (after the IRET of the interrupt x).

#### I/O PORTS (Cont'd)

## **Analog Alternate Functions**

When the pin is used as an ADC input, the I/O must be configured as input. The analog multiplexer (controlled by the ADC registers) switches the analog voltage present on the selected pin to the common analog rail which is connected to the ADC input.

It is recommended not to change the voltage level or loading on any port pin while conversion is in progress. Furthermore it is recommended not to

have clocking pins located close to a selected analog pin.

Warning: The analog input voltage level must be within the limits stated in the Absolute Maximum Ratings.

#### 9.2.4 I/O Port Implementation

The hardware implementation on each I/O port depends on the settings in the DDR register and speur obsolete Product(s) - Obsolete Product(s) Obsolete Product(s) cific features of the I/O port such as ADC Input or

## WATCHDOG TIMER (Cont'd)

#### 10.1.4 Software Watchdog Option

If Software Watchdog is selected by option byte, the watchdog is disabled following a reset. Once activated it cannot be disabled, except by a reset.

The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).

#### 10.1.5 Hardware Watchdog Option

If Hardware Watchdog is selected by option byte, the watchdog is always active and the WDGA bit in the CR is not used.

#### 10.1.6 Low Power Modes

#### WAIT Instruction

No effect on Watchdog.

#### **HALT Instruction**

Halt mode can be used when the watchdog is enabled. When the oscillator is stopped, the WDG stops counting and is no longer able to generate a reset until the microcontroller receives an external interrupt or a reset.

If an external interrupt is received, the WDG restarts counting after 514 CPU clocks. In the case of the Software Watchdog option, if a reset is generated, the WDG is disabled (reset state).

#### Recommendations

- Make sure that an external event is available to wake up the microcontroller from Halt mode.
- Before executing the HALT instruction, refresh the WDG counter, to avoid an unexpected WDG reset immediately after waking up the microcontroller.
- When using an external interrupt to wake up the microcontroller, reinitialize the corresponding I/O as Input before executing the HALT instruction. The main reason for this is that the I/O may be wrongly configured due to external interference or by an unforeseen logical condition.

- The opcode for the HALT instruction is 0x8E. To avoid an unexpected HALT instruction due to a program counter failure, it is advised to clear all occurrences of the data value 0x8E from memory. For example, avoid defining a constant in ROM with the value 0x8E.
- As the HALT instruction clears the I bit in the CC register to allow interrupts, the user may choose to clear all pending interrupt bits before executing the HALT instruction. This avoids entering other peripheral interrupt routines after executing the external interrupt routine corresponding to the wake-up event (reset or external interrupt).

#### 10.1.7 Interrupts

None.

# ,rodul 10.1.8 Register Desc4ription CONTROL REGISTER (CR)

Read/Write

Reset Value: 0111 1111 (7Fh)

7							0
WDGA	Т6	T5	T4	ТЗ	T2	T1	то

#### Bit 7 = **WDGA** Activation bit.

This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the watchdog can generate a reset.

0: Watchdog disabled

1: Watchdog enabled

Note: This bit is not used if the hardware watchdog option is enabled by option byte.

#### Bits 6:0 = **T[6:0]** 7-bit timer (MSB to LSB).

These bits contain the decremented value. A reset is produced when it rolls over from 40h to 3Fh (T6 becomes cleared).

#### Table 15. Watchdog Timer Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0Dh	WDGCR	WDGA	T6	T5	T4	T3	T2	T1	Т0
	Reset Value	0	1	1	1	1	1	1	1



## PWM AUTO-RELOAD TIMER (Cont'd)

#### Input capture function

This mode allows the measurement of external signal pulse widths through ICRx registers.

Each input capture can generate an interrupt independently on a selected input signal transition. This event is flagged by a set of the corresponding CFx bits of the Input Capture Control/Status register (ICCSR).

These input capture interrupts are enabled through the CIEx bits of the ICCSR register.

The active transition (falling or rising edge) is software programmable through the CSx bits of the ICCSR register.

The read only input capture registers (ICRx) are used to latch the auto-reload counter value when a transition is detected on the ARTICx pin (CFx bit set in ICCSR register). After fetching the interrupt vector, the CFx flags can be read to identify the interrupt source.

**Note**: After a capture detection, data transfer in the ICRx register is inhibited until the ARTICCSR register is read (clearing the CFx bit).

The timer interrupt remains pending while the CFx flag is set when the interrupt is enabled (CIEx bit set). This means, the ARTICCSR register has to be read at each capture event to clear the CFx flag.

The timing resolution is given by auto-reload counter cycle time  $(1/f_{COUNTER})$ .

Figure 37. Input Capture Timing Diagram

During HALT mode, input capture is inhibited (the ICRx is never re-loaded) and only the external interrupt capability can be used.

#### **External interrupt capability**

This mode allows the Input capture capabilities to be used as external interrupt sources.

The edge sensitivity of the external interrupts is programmable (CSx bit of ICCSR register) and they are independently enabled through CIEx bits of the ICCSR register. After fetching the interrupt vector, the CFx flags can be read to identify the interrupt source.

The interrupts are synchronized on the counter clock rising edge (Figure 36).

During HALT mode, the external interrupts can still be used to wake up the micro (if CIEx bit is set).

#### Figure 36. ART External Interrupt





## TIMEBASE UNIT (Cont'd)

#### 10.3.5 Low Power Modes

Mode	Description
WAIT	No effect on TBU
HALT	TBU halted.

#### 10.3.6 Interrupts

Interrupt Event Flag		Enable Control Bit	Exit from Wait	Exit from Halt
Counter Over- flow Event	OVF	ITE	Yes	No

**Note**: The OVF interrupt event is connected to an interrupt vector (see Interrupts chapter).

It generates an interrupt if the ITE bit is set in the TBUCSR register and the I-bit in the CC register is reset (RIM instruction).

#### 10.3.7 Register Description

#### TBU COUNTER VALUE REGISTER (TBUCV) Read/Write

Reset Value: 0000 0000 (00h)



## Bit 7:0 = CV[7:0] Counter Value

This register contains the 8-bit counter value which can be read and written anytime by software. It is continuously incremented by hardware if TCEN=1.

#### TBU CONTROL/STATUS REGISTER (TBUCSR) Read/Write

Reset Value: 0000 0000 (00h)

	7							0
I	0	CAS	OVF	ITE	TCEN	PR2	PR1	PR0

Bit 7 = Reserved. Forced by hardware to 0.

#### Bit 6 = CAS Cascading Enable

This bit is set and cleared by software. It is used to cascade the TBU and the PWM/ART timers. 0: Cascading disabled 1: Cascading enabled

#### Bit 5 = **OVF** Overflow Flag

This bit is set only by hardware, when the counter value rolls over from FFh to 00h. It is cleared by software reading the TBUCSR register. Writing to this bit does not change the bit value.

0: No overflow

1: Counter overflow

#### Bit 4 = **ITE** Interrupt enabled.

This bit is set and cleared by software.

- 0: Overflow interrupt disabled
- 1: Overflow interrupt enabled. An interrupt request is generated when OVF=1.

## Bit 3 = TCEN TBU Enable.

This bit is set and cleared by software. 0: TBU counter is frozen and the prescaler is reset. 1: TBU counter and prescaler running.

#### Bit 2:0 = PR[2:0] Prescaler Selection

These bits are set and cleared by software to select the prescaling factor.

PR2	PR1	PR0	Prescaler Division Factor
0	0	0	2
0	0	1	4
0	1	0	8
0	1	1	16
1	0	0	32
1	0	1	64
1	1	0	128
1	1	1	256



#### **10.5 SERIAL COMMUNICATIONS INTERFACE (SCI)**

#### 10.5.1 Introduction

The Serial Communications Interface (SCI) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format. The SCI offers a very wide range of baud rates using two baud rate generator systems.

#### 10.5.2 Main Features

- Full duplex, asynchronous communications
- NRZ standard format (Mark/Space)
- Dual baud rate generator systems
- Independently programmable transmit and receive baud rates up to 500K baud
- Programmable data word length (8 or 9 bits)
- Receive buffer full, Transmit buffer empty and End of Transmission flags
- Two receiver wake-up modes:
  - Address bit (MSB)
  - Idle line
- Muting function for multiprocessor configurations
- Separate enable bits for Transmitter and Receiver

ductle

- Four error detection flags:
  - Overrun error
  - Noise error
  - Frame error
  - Parity error
- Five interrupt sources with flags:
  - Transmit data register empty
  - Transmission complete
  - Receive data register full
  - Idle line received
  - Overrun error detected
- Parity control:
  - Transmits parity bit
  - Checks parity of received data byte
- Reduced power consumption mode

#### **10.5.3 General Description**

The interface is externally connected to another device by two pins (see Figure 47):

- TDO: Transmit Data Output. When the transmitter and the receiver are disabled, the output pin returns to its I/O port configuration. When the transmitter and/or the receiver are enabled and nothing is to be transmitted, the TDO pin is at high level.
- RDI: Receive Data Input is the serial data input. Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.

Through these pins, serial data is transmitted and received as frames comprising:

- An Idle Line prior to transmission or reception
- A start bit
- A data word (8 or 9 bits) least significant bit first
- A Stop bit indicating that the frame is complete
- This interface uses two types of baud rate generator:
- A conventional type for commonly-used baud rates
- An extended type with a prescaler offering a very wide range of baud rates even with non-standard oscillator frequencies



## USB INTERFACE (Cont'd) 10.6.4 Register Description DMA ADDRESS REGISTER (DMAR)

Read / Write

Reset Value: Undefined

7							0
DA15	DA14	DA13	DA12	DA11	DA10	DA9	DA8

Bits 7:0=DA[15:8] DMA address bits 15-8.

Software must write the start address of the DMA memory area whose most significant bits are given by DA15-DA6. The remaining 6 address bits are set by hardware. See the description of the IDR register and Figure 51.

#### **INTERRUPT/DMA REGISTER (IDR)**

Read / Write Reset Value: xxxx 0000 (x0h)

7							0
DA7	DA6	EP1	EP0	CNT3	CNT2	CNT1	CNT0

Bits 7:6 = DA[7:6] DMA address bits 7-6. Software must reset these bits. See the description of the DMAR register and Figure 51.

Bits 5:4 = **EP[1:0]** Endpoint number (read-only). These bits identify the endpoint which required attention. 00: Endpoint 0 01: Endpoint 1

10: Endpoint 2

When a CTR interrupt occurs (see register ISTR) the software should read the EP bits to identify the endpoint which has sent or received a packet.

Bits 3:0 = CNT[3:0] Byte count (read only). This field shows how many data bytes have been received during the last data reception.

Note: Not valid for data transmission.

Figure 51. DMA Butters			
e Proc	101111	Endpoint 2 TX	
solete	100111	Endpoint 2 RX	
003	011111	Endpoint 1 TX	
	010111	Endpoint 1 RX	
	001111	Endpoint 0 TX	
DA15-6,000000	000111	Endpoint 0 RX	
,	/		

## 

## 10-BIT A/D CONVERTER (ADC) (Cont'd)

To read only 8 bits, perform the following steps:

1. Wait for interrupt or poll the EOC bit

#### 2. Read ADCDRMSB

The EOC bit is reset by hardware once the AD-CDRMSB is read.

To start another conversion, user should set the ADON bit once again.

#### ADC Continuous Conversion mode

In the ADCCSR register:

- 1.Reset the ONE SHOT bit to put the A/D converter in continuous mode.
- 2.Set the ADON bit to enable the A/D converter and to start the first conversion. From this time on, the ADC performs a continuous conversion of the selected channel.

**Note:** Changing the A/D channel during conversion will stop the current conversion and start conversion of the newly selected channel.

When a conversion is complete:

- The EOC bit is set by hardware.
- An interrupt request is generated if the ITE bit is set.
- The result is in the ADCDR registers and remains valid until the next conversion has ended.

To read the 10 bits, perform the following steps:

- 1. Wait for interrupt or poll the EOC bit
- 2. Read ADCDRLSB
- 3. Read ADCDRMSB

The EOC bit is reset by hardware once the AD-CDRMSB is read.

To read only 8 bits, perform the following steps:

- 1. Wait for interrupt
- 2. Read ADCDRMSB

The EOC bit is reset by hardware once the AD-CDRMSB is read.

#### Changing the conversion channel

The application can change channels during conversion. In this case the current conversion is stopped and the A/D converter starts converting the newly selected channel.

#### ADCCR consistency

If an End Of Conversion event occurs after software has read the ADCDRLSB but before it has read the ADCDRMSB, there would be a risk that the two values read would belong to different samples.

To guarantee consistency:

- The ADCDRMSB and the ADCDRLSB are locked when the ADCCRLSB is read
- The ADCDRMSB and the ADCDRLSB are unlocked when the MSB is read or when ADON is reset.

Thus, it is mandatory to read the ADCDRMSB just after reading the ADCDRLSB. This is especially important in continuous mode, as the ADCDR register will not be updated until the ADCDRMSB is read.

#### 10.7.4 Low Power Modes

**Note:** The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced power consumption when no conversion is needed and between single shot conversions.

Mode	Description
WAIT	No effect on A/D Converter
	A/D Converter disabled.
	After wakeup from Halt mode, the A/D
HALT	Converter requires a stabilisation time
	t <sub>STAB</sub> (see Electrical Characteristics)
	before accurate conversions can be
	performed.

#### 10.7.5 Interrupts

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
End of Conversion	EOC	ITE	Yes	No

**Note**: The EOC interrupt event is connected to an interrupt vector (see Interrupts chapter).

It generates an interrupt if the ITE bit is set in the ADCCSR register and the interrupt mask in the CC register is reset (RIM instruction).



## 10-BIT A/D CONVERTER (ADC) (Cont'd)

## 10.7.6 Register Description

## **CONTROL/STATUS REGISTER (ADCCSR)**

Read/Write (Except bit 7 read only)

Reset Value: 0000 0000 (00h)

7							0
EOC	SPEED	ADON	ITE	ONE SHOT	CS2	CS1	CS0

## Bit 7 = **EOC** End of Conversion

This bit is set by hardware. It is cleared by software reading the ADCDRMSB register. 0: Conversion is not complete 1: Conversion complete

Bit 6 = **SPEED** ADC clock selection This bit is set and cleared by software. 0:  $f_{ADC} = f_{CPU}/2$ 1:  $f_{ADC} = f_{CPU}/4$ 

ADC CPU

Bit 5 = ADON A/D Converter on
This bit is set and cleared by software or by hardware after the end of a one shot conversion.
0: Disable ADC and stop conversion
1: Enable ADC and start conversion

## Bit 4 = **ITE** Interrupt Enable

This bit is set and cleared by software. 0: EOC Interrupt disabled 1: EOC Interrupt enabled

#### Bit 3 = **ONESHOT** *One Shot Conversion Selection* This bit is set and cleared by software. 0: Continuous conversion mode 1: One Shot conversion mode

## Bit 2:0 = **CS[2:0]** Channel Selection

These bits are set and cleared by software. They select the analog input to convert.

Channel*	CS2	CS1	CS0	
0	0	0	0	
1	0	0	1	
2	0	1	0	
3	0	1	1	
4	1	0	0	
5	1	0	1	יכ
6	1	1	0	
7	1	1	1	

\*The number of channels is device dependent. Refer to the device pinout description.

## DATA REGISTER (ADCDRMSB)

Read Only

Reset Value: 0000 0000 (00h)

7								
D9	D8	D7	D6	D5	D4	D3	D2	

Bit 7:0 = **D[9:2]** *MSB of Analog Converted Value* This register contains the MSB of the converted analog value.

## DATA REGISTER (ADCDRLSB)

Read Only

Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	D1	D0

Bit 7:2 = Reserved. Forced by hardware to 0.

Bit 1:0 = **D[1:0]** *LSB of Analog Converted Value* This register contains the LSB of the converted analog value.

Note: please refer to Section 15 IMPORTANT NOTES





## **12.2.3 Thermal Characteristics**

Symbol	Ratings	Value	Unit	
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C	
TJ	Maximum junction temperature <sup>1)</sup>	175	°C	

#### Notes:

1. The maximum chip-junction temperature is based on technology characteristics.

## **12.3 OPERATING CONDITIONS**

#### 12.3.1 General Operating Conditions (standard voltage ROM and Flash devices)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DD</sub>	Operating Supply Voltage	f <sub>CPU</sub> = 8 MHz	4	5	5.5	
V <sub>DDA</sub>	Analog reference voltage		V <sub>DD</sub>		V <sub>DD</sub>	
V <sub>SSA</sub>	Analog reference voltage		V <sub>SS</sub>		V <sub>SS</sub>	5
f <sub>CPU</sub>	Operating frequency	f <sub>OSC</sub> = 12MHz		2	8	
		f <sub>OSC</sub> = 6MHz			4	
Τ <sub>Α</sub>	Ambient temperature range		0	<u>S</u> .	70	°C
		000	ole.			

## Figure 55. $f_{CPU}$ Versus $V_{DD}$ for standard voltage devices



## 12.3.2 Operating Conditions with Low Voltage Detector (LVD)

Subject to general operating conditions for V<sub>DD</sub>, f<sub>CPU</sub>, and T<sub>A</sub>. Refer to Figure 15 on page 21.

Symbol	Parameter	Conditions	Min	<b>Typ</b> <sup>1)</sup>	Max	Unit
V <sub>IT+</sub>	Low Voltage Reset Threshold (V <sub>DD</sub> rising)	V <sub>DD</sub> Max. Variation 50V/ms	3.6	3.8	3.95	V
V <sub>IT-</sub>	Low Voltage Reset Threshold (V <sub>DD</sub> falling)	V <sub>DD</sub> Max. Variation 50V/ms	3.45	3.65	3.8	V
V <sub>hyst</sub>	Hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )		120 <sup>2)</sup>	150 <sup>2)</sup>	180 <sup>2)</sup>	mV
Vt <sub>POR</sub>	V <sub>DD</sub> rise time rate <sup>3)</sup>		0.5		50	V/ms

#### Notes:

- 1. Not tested, guaranteed by design.
- 2. Not tested in production, guaranteed by characterization.

3. The V<sub>DD</sub> rise time rate condition is needed to insure a correct device power-on and LVD reset. Not tested in production.



## **12.10 TIMER PERIPHERAL CHARACTERISTICS**

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output...).

## 12.10.1 8-Bit PWM-ART Auto-Reload Timer

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
t <sub>res(PWM)</sub>	DW/M recolution time		1			t <sub>CPU</sub>		
	PWW resolution time	f <sub>CPU</sub> =8MHz	125			ns		
f <sub>EXT</sub>	ART external clock frequency		0		f <sub>CPU</sub> /2	ML-7		
f <sub>PWM</sub>	PWM repetition rate		0		f <sub>CPU</sub> /2		5	
Res <sub>PWM</sub>	PWM resolution				8	bit		
V <sub>OS</sub>	PWM/DAC output step voltage	V <sub>DD</sub> =5V, Res=8 bits		20	21	mV		
obsolete Product(s)- Obsolete Product(s)-								



## ADC CHARACTERISTICS (Cont'd)

## 12.12.0.1 Analog Power Supply and Reference Pins

Depending on the MCU pin count, the package may feature separate  $V_{DDA}$  and  $V_{SSA}$  analog power supply pins. These pins supply power to the A/D converter cell and function as the high and low reference voltages for the conversion. In some packages  $V_{DDA}$  and  $V_{SSA}$  pins are not available (refer to Table 1, "Device Pin Description," on page 8). In this case the analog supply and reference pads are internally bonded to the  $V_{DD}$  and  $V_{SS}$  pins.

Separation of the digital and analog power pins allow board designers to improve A/D performance. Conversion accuracy can be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines (see Section 10.7.3.2 PCB Design Guidelines).

#### 12.12.0.2 General PCB Design Guidelines

To obtain best results, some general design and layout rules should be followed when designing the application PCB to shield the noise-sensitive, analog physical interface from noise-generating CMOS logic signals.

- Use separate digital and analog planes. The analog ground plane should be connected to the digital ground plane via a single point on the PCB.
- Filter power to the analog power planes. The best solution is to connect capacitors, with good

high frequency characteristics, between the power and ground lines, placing  $0.1\mu$ F and  $10\mu$ F capacitors as close as possible to the ST7 power supply pins and a  $10\mu$ F capacitor close to the power source (see Figure 84).

- The analog and digital power supplies should be connected in a star network. Do not use a resistor, as V<sub>DDA</sub> is used as a reference voltage by the A/D converter and any resistance would cause a voltage drop and a loss of accuracy.
- Properly place components and route the signal traces on the PCB to shield the analog inputs. Analog signals paths should run over the analog ground plane and be as short as possible. Isolate analog signals from digital signals that may switch while the analog inputs are being sampled by the A/D converter. Do not toggle digital outputs on the same I/O port as the A/D input being converted.

# 12.12.0.3 Specific Application Design Guidelines

- When a USB transmission is taking place during A/D conversion, the noise caused on the analog power supply by the USB transmission may result in a loss of ADC accuracy.
- If the USB is used to supply power to the application, this causes noise which may result in a loss of ADC accuracy.



#### Figure 84. Power Supply Filtering





