



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                 |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                          |
| Core Processor             | e200z0h                                                                                                                                                         |
| Core Size                  | 32-Bit Single-Core                                                                                                                                              |
| Speed                      | 64MHz                                                                                                                                                           |
| Connectivity               | CANbus, I <sup>2</sup> C, LINbus, SCI, SPI                                                                                                                      |
| Peripherals                | DMA, POR, PWM, WDT                                                                                                                                              |
| Number of I/O              | 79                                                                                                                                                              |
| Program Memory Size        | 256KB (256K x 8)                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                           |
| EEPROM Size                | -                                                                                                                                                               |
| RAM Size                   | 24K x 8                                                                                                                                                         |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V                                                                                                                                                       |
| Data Converters            | A/D 28x10b                                                                                                                                                      |
| Oscillator Type            | Internal                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                              |
| Mounting Type              | Surface Mount                                                                                                                                                   |
| Package / Case             | 100-LQFP                                                                                                                                                        |
| Supplier Device Package    | 100-LQFP (14x14)                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/spc560b40l3b4e0x">https://www.e-xfl.com/product-detail/stmicroelectronics/spc560b40l3b4e0x</a> |

## List of tables

|           |                                                                                     |    |
|-----------|-------------------------------------------------------------------------------------|----|
| Table 1.  | Device summary . . . . .                                                            | 1  |
| Table 2.  | SPC560B40x/50x and SPC560C40x/50x device comparison . . . . .                       | 9  |
| Table 3.  | SPC560B40x/50x and SPC560C40x/50x series block summary . . . . .                    | 13 |
| Table 4.  | Voltage supply pin descriptions . . . . .                                           | 19 |
| Table 5.  | System pin descriptions . . . . .                                                   | 20 |
| Table 6.  | Functional port pin descriptions . . . . .                                          | 21 |
| Table 7.  | Nexus 2+ pin descriptions . . . . .                                                 | 39 |
| Table 8.  | Parameter classifications . . . . .                                                 | 40 |
| Table 9.  | PAD3V5V field description . . . . .                                                 | 40 |
| Table 10. | OSCILLATOR_MARGIN field description . . . . .                                       | 41 |
| Table 11. | WATCHDOG_EN field description . . . . .                                             | 41 |
| Table 12. | Absolute maximum ratings . . . . .                                                  | 41 |
| Table 13. | Recommended operating conditions (3.3 V) . . . . .                                  | 42 |
| Table 14. | Recommended operating conditions (5.0 V) . . . . .                                  | 43 |
| Table 15. | LQFP thermal characteristics . . . . .                                              | 44 |
| Table 16. | I/O input DC electrical characteristics . . . . .                                   | 47 |
| Table 17. | I/O pull-up/pull-down DC electrical characteristics . . . . .                       | 48 |
| Table 18. | SLOW configuration output buffer electrical characteristics . . . . .               | 48 |
| Table 19. | MEDIUM configuration output buffer electrical characteristics . . . . .             | 49 |
| Table 20. | FAST configuration output buffer electrical characteristics . . . . .               | 50 |
| Table 21. | Output pin transition times . . . . .                                               | 50 |
| Table 22. | I/O supply segment . . . . .                                                        | 51 |
| Table 23. | I/O consumption . . . . .                                                           | 52 |
| Table 24. | I/O weight . . . . .                                                                | 53 |
| Table 25. | Reset electrical characteristics . . . . .                                          | 58 |
| Table 26. | Voltage regulator electrical characteristics . . . . .                              | 63 |
| Table 27. | Low voltage detector electrical characteristics . . . . .                           | 66 |
| Table 28. | Power consumption on VDD_BV and VDD_HV . . . . .                                    | 66 |
| Table 29. | Program and erase specifications . . . . .                                          | 68 |
| Table 30. | Flash module life . . . . .                                                         | 68 |
| Table 31. | Flash read access timing . . . . .                                                  | 69 |
| Table 32. | Flash memory power supply DC electrical characteristics . . . . .                   | 69 |
| Table 33. | Start-up time/Switch-off time . . . . .                                             | 70 |
| Table 34. | EMI radiated emission measurement . . . . .                                         | 71 |
| Table 35. | ESD absolute maximum ratings . . . . .                                              | 71 |
| Table 36. | Latch-up results . . . . .                                                          | 72 |
| Table 37. | Crystal description . . . . .                                                       | 73 |
| Table 38. | Fast external crystal oscillator (4 to 16 MHz) electrical characteristics . . . . . | 74 |
| Table 39. | Crystal motional characteristics . . . . .                                          | 76 |
| Table 40. | Slow external crystal oscillator (32 kHz) electrical characteristics . . . . .      | 77 |
| Table 41. | FMPLL electrical characteristics . . . . .                                          | 77 |
| Table 42. | Fast internal RC oscillator (16 MHz) electrical characteristics . . . . .           | 78 |
| Table 43. | Slow internal RC oscillator (128 kHz) electrical characteristics . . . . .          | 79 |
| Table 44. | ADC input leakage current . . . . .                                                 | 85 |
| Table 45. | ADC conversion characteristics . . . . .                                            | 86 |
| Table 46. | On-chip peripherals current consumption . . . . .                                   | 88 |
| Table 47. | DSPI characteristics . . . . .                                                      | 90 |
| Table 48. | Nexus characteristics . . . . .                                                     | 96 |

### 3.3 Voltage supply pins

Voltage supply pins are used to provide power to the device. Three dedicated VDD\_LV/VSS\_LV supply pairs are used for 1.2 V regulator stabilization.

**Table 4. Voltage supply pin descriptions**

| Port pin   | Function                                                                                                                               | Pin number   |                    |                     |                                                                        |
|------------|----------------------------------------------------------------------------------------------------------------------------------------|--------------|--------------------|---------------------|------------------------------------------------------------------------|
|            |                                                                                                                                        | LQFP64       | LQFP100            | LQFP144             | LBGA208 <sup>(1)</sup>                                                 |
| VDD_HV     | Digital supply voltage                                                                                                                 | 7, 28, 56    | 15, 37, 70, 84     | 19, 51, 100, 123    | C2, D9, E16, G13, H3, N9, R5                                           |
| VSS_HV     | Digital ground                                                                                                                         | 6, 8, 26, 55 | 14, 16, 35, 69, 83 | 18, 20, 49, 99, 122 | G7, G8, G9, G10, H1, H7, H8, H9, H10, J7, J8, J9, J10, K7, K8, K9, K10 |
| VDD_LV     | 1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest V <sub>SS_LV</sub> pin. <sup>(2)</sup> | 11, 23, 57   | 19, 32, 85         | 23, 46, 124         | D8, K4, P7                                                             |
| VSS_LV     | 1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest V <sub>DD_LV</sub> pin. <sup>(2)</sup> | 10, 24, 58   | 18, 33, 86         | 22, 47, 125         | C8, J2, N7                                                             |
| VDD_BV     | Internal regulator supply voltage                                                                                                      | 12           | 20                 | 24                  | K3                                                                     |
| VSS_HV_ADC | Reference ground and analog ground for the ADC                                                                                         | 33           | 51                 | 73                  | R15                                                                    |
| VDD_HV_ADC | Reference voltage and analog supply for the ADC                                                                                        | 34           | 52                 | 74                  | P14                                                                    |

1. LBGA208 available only as development package for Nexus2+

2. A decoupling capacitor must be placed between each of the three VDD\_LV/VSS\_LV supply pairs to ensure stable voltage (see the recommended operating conditions in the device datasheet for details).

### 3.4 Pad types

In the device the following types of pads are available for system pins and functional port pins:

S = Slow<sup>(b)</sup>

M = Medium<sup>(b) (c)</sup>

F = Fast<sup>(b) (c)</sup>

I = Input only with analog feature<sup>(b)</sup>

J = Input/Output ('S' pad) with analog feature

X = Oscillator

b. See the I/O pad electrical characteristics in the device datasheet for details.

Table 6. Functional port pin descriptions

| Port pin | PCR    | Alternate function <sup>(1)</sup>  | Function                                                                     | Peripheral                                | I/O direction <sup>(2)</sup>   | Pad type | RESET configuration | Pin number |         |         |                        |
|----------|--------|------------------------------------|------------------------------------------------------------------------------|-------------------------------------------|--------------------------------|----------|---------------------|------------|---------|---------|------------------------|
|          |        |                                    |                                                                              |                                           |                                |          |                     | LQFP64     | LQFP100 | LQFP144 | LBGA208 <sup>(3)</sup> |
| PA[0]    | PCR[0] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[0]<br>E0UC[0]<br>CLKOUT<br>—<br>WKPU[19] <sup>(4)</sup>                 | SIUL<br>eMIOS_0<br>CGL<br>—<br>WKPU       | I/O<br>I/O<br>O<br>—<br>I      | M        | Tristate            | 5          | 12      | 16      | G4                     |
| PA[1]    | PCR[1] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[1]<br>E0UC[1]<br>—<br>—<br>NMI <sup>(5)</sup><br>WKPU[2] <sup>(4)</sup> | SIUL<br>eMIOS_0<br>—<br>—<br>WKPU<br>WKPU | I/O<br>I/O<br>—<br>—<br>I<br>I | S        | Tristate            | 4          | 7       | 11      | F3                     |
| PA[2]    | PCR[2] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[2]<br>E0UC[2]<br>—<br>—<br>WKPU[3] <sup>(4)</sup>                       | SIUL<br>eMIOS_0<br>—<br>—<br>WKPU         | I/O<br>I/O<br>—<br>—<br>I      | S        | Tristate            | 3          | 5       | 9       | F2                     |
| PA[3]    | PCR[3] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[3]<br>E0UC[3]<br>—<br>—<br>EIRQ[0]                                      | SIUL<br>eMIOS_0<br>—<br>—<br>SIUL         | I/O<br>I/O<br>—<br>—<br>I      | S        | Tristate            | 43         | 68      | 90      | K15                    |
| PA[4]    | PCR[4] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[4]<br>E0UC[4]<br>—<br>—<br>WKPU[9] <sup>(4)</sup>                       | SIUL<br>eMIOS_0<br>—<br>—<br>WKPU         | I/O<br>I/O<br>—<br>—<br>I      | S        | Tristate            | 20         | 29      | 43      | N6                     |
| PA[5]    | PCR[5] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[5]<br>E0UC[5]<br>—<br>—                                                 | SIUL<br>eMIOS_0<br>—<br>—                 | I/O<br>I/O<br>—<br>—           | M        | Tristate            | 51         | 79      | 118     | C11                    |
| PA[6]    | PCR[6] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[6]<br>E0UC[6]<br>—<br>—<br>EIRQ[1]                                      | SIUL<br>eMIOS_0<br>—<br>—<br>SIUL         | I/O<br>I/O<br>—<br>—<br>I      | S        | Tristate            | 52         | 80      | 119     | D11                    |

Table 6. Functional port pin descriptions (continued)

| Port pin | PCR     | Alternate function <sup>(1)</sup>                        | Function                                                         | Peripheral                                                 | I/O direction <sup>(2)</sup>             | Pad type | RESET configuration | Pin number |         |         |                        |
|----------|---------|----------------------------------------------------------|------------------------------------------------------------------|------------------------------------------------------------|------------------------------------------|----------|---------------------|------------|---------|---------|------------------------|
|          |         |                                                          |                                                                  |                                                            |                                          |          |                     | LQFP64     | LQFP100 | LQFP144 | LBGA208 <sup>(3)</sup> |
| PA[7]    | PCR[7]  | AF0<br>AF1<br>AF2<br>AF3<br>—                            | GPIO[7]<br>E0UC[7]<br>LIN3TX<br>—<br>EIRQ[2]                     | SIUL<br>eMIOS_0<br>LINFlex_3<br>—<br>SIUL                  | I/O<br>I/O<br>O<br>—<br>I                | S        | Tristate            | 44         | 71      | 104     | D16                    |
| PA[8]    | PCR[8]  | AF0<br>AF1<br>AF2<br>AF3<br>—<br>N/A <sup>(6)</sup><br>— | GPIO[8]<br>E0UC[8]<br>—<br>—<br>—<br>EIRQ[3]<br>ABS[0]<br>LIN3RX | SIUL<br>eMIOS_0<br>—<br>—<br>—<br>SIUL<br>BAM<br>LINFlex_3 | I/O<br>I/O<br>—<br>—<br>—<br>I<br>I<br>I | S        | Input, weak pull-up | 45         | 72      | 105     | C16                    |
| PA[9]    | PCR[9]  | AF0<br>AF1<br>AF2<br>AF3<br>N/A <sup>(6)</sup>           | GPIO[9]<br>E0UC[9]<br>—<br>—<br>—<br>FAB                         | SIUL<br>eMIOS_0<br>—<br>—<br>—<br>BAM                      | I/O<br>I/O<br>—<br>—<br>—<br>I           | S        | Pull-down           | 46         | 73      | 106     | C15                    |
| PA[10]   | PCR[10] | AF0<br>AF1<br>AF2<br>AF3                                 | GPIO[10]<br>E0UC[10]<br>SDA<br>—                                 | SIUL<br>eMIOS_0<br>I2C_0<br>—                              | I/O<br>I/O<br>I/O<br>—                   | S        | Tristate            | 47         | 74      | 107     | B16                    |
| PA[11]   | PCR[11] | AF0<br>AF1<br>AF2<br>AF3                                 | GPIO[11]<br>E0UC[11]<br>SCL<br>—                                 | SIUL<br>eMIOS_0<br>I2C_0<br>—                              | I/O<br>I/O<br>I/O<br>—                   | S        | Tristate            | 48         | 75      | 108     | B15                    |
| PA[12]   | PCR[12] | AF0<br>AF1<br>AF2<br>AF3<br>—                            | GPIO[12]<br>—<br>—<br>—<br>—<br>SIN_0                            | SIUL<br>—<br>—<br>—<br>—<br>DSPI0                          | I/O<br>—<br>—<br>—<br>—<br>I             | S        | Tristate            | 22         | 31      | 45      | T7                     |
| PA[13]   | PCR[13] | AF0<br>AF1<br>AF2<br>AF3                                 | GPIO[13]<br>SOUT_0<br>—<br>—                                     | SIUL<br>DSPI_0<br>—<br>—                                   | I/O<br>O<br>—<br>—                       | M        | Tristate            | 21         | 30      | 44      | R7                     |

Table 6. Functional port pin descriptions (continued)

| Port pin | PCR     | Alternate function <sup>(1)</sup>  | Function                                                            | Peripheral                                    | I/O direction <sup>(2)</sup>   | Pad type | RESET configuration | Pin number |         |         |                        |
|----------|---------|------------------------------------|---------------------------------------------------------------------|-----------------------------------------------|--------------------------------|----------|---------------------|------------|---------|---------|------------------------|
|          |         |                                    |                                                                     |                                               |                                |          |                     | LQFP64     | LQFP100 | LQFP144 | LBGA208 <sup>(3)</sup> |
| PE[11]   | PCR[75] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[75]<br>—<br>CS4_1<br>—<br>LIN3RX<br>WKPU[14] <sup>(4)</sup>    | SIUL<br>—<br>DSPI_1<br>—<br>LINFlex_3<br>WKPU | I/O<br>—<br>O<br>—<br>I<br>I   | S        | Tristate            | —          | 13      | 17      | H2                     |
| PE[12]   | PCR[76] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[76]<br>—<br>E1UC[19] <sup>(13)</sup><br>—<br>SIN_2<br>EIRQ[11] | SIUL<br>—<br>eMIOS_1<br>—<br>DSPI_2<br>SIUL   | I/O<br>—<br>I/O<br>—<br>I<br>I | S        | Tristate            | —          | 76      | 109     | C14                    |
| PE[13]   | PCR[77] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[77]<br>SOUT2<br>E1UC[20]<br>—                                  | SIUL<br>DSPI_2<br>eMIOS_1<br>—                | I/O<br>O<br>I/O<br>—           | S        | Tristate            | —          | —       | 103     | D15                    |
| PE[14]   | PCR[78] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[78]<br>SCK_2<br>E1UC[21]<br>—<br>EIRQ[12]                      | SIUL<br>DSPI_2<br>eMIOS_1<br>—<br>SIUL        | I/O<br>I/O<br>I/O<br>—<br>I    | S        | Tristate            | —          | —       | 112     | C13                    |
| PE[15]   | PCR[79] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[79]<br>CS0_2<br>E1UC[22]<br>—                                  | SIUL<br>DSPI_2<br>eMIOS_1<br>—                | I/O<br>I/O<br>I/O<br>—         | M        | Tristate            | —          | —       | 113     | A13                    |
| PF[0]    | PCR[80] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[80]<br>E0UC[10]<br>CS3_1<br>—<br>ANS[8]                        | SIUL<br>eMIOS_0<br>DSPI_1<br>—<br>ADC         | I/O<br>I/O<br>O<br>—<br>I      | J        | Tristate            | —          | —       | 55      | N10                    |
| PF[1]    | PCR[81] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[81]<br>E0UC[11]<br>CS4_1<br>—<br>ANS[9]                        | SIUL<br>eMIOS_0<br>DSPI_1<br>—<br>I           | I/O<br>I/O<br>O<br>—<br>I      | J        | Tristate            | —          | —       | 56      | P10                    |

Table 6. Functional port pin descriptions (continued)

| Port pin | PCR      | Alternate function <sup>(1)</sup> | Function                                        | Peripheral                             | I/O direction <sup>(2)</sup> | Pad type | RESET configuration | Pin number |         |         |                        |
|----------|----------|-----------------------------------|-------------------------------------------------|----------------------------------------|------------------------------|----------|---------------------|------------|---------|---------|------------------------|
|          |          |                                   |                                                 |                                        |                              |          |                     | LQFP64     | LQFP100 | LQFP144 | LBGA208 <sup>(3)</sup> |
| PG[7]    | PCR[103] | AF0<br>AF1<br>AF2<br>AF3          | GPIO[103]<br>E1UC[16]<br>—<br>—                 | SIUL<br>eMIOS_1<br>—<br>—              | I/O<br>I/O<br>—<br>—         | M        | Tristate            | —          | —       | 29      | M1                     |
| PG[8]    | PCR[104] | AF0<br>AF1<br>AF2<br>AF3<br>—     | GPIO[104]<br>E1UC[17]<br>—<br>CS0_2<br>EIRQ[15] | SIUL<br>eMIOS_1<br>—<br>DSPI_2<br>SIUL | I/O<br>I/O<br>—<br>I/O<br>I  | S        | Tristate            | —          | —       | 26      | L2                     |
| PG[9]    | PCR[105] | AF0<br>AF1<br>AF2<br>AF3          | GPIO[105]<br>E1UC[18]<br>—<br>SCK_2             | SIUL<br>eMIOS_1<br>—<br>DSPI_2         | I/O<br>I/O<br>—<br>I/O       | S        | Tristate            | —          | —       | 25      | L1                     |
| PG[10]   | PCR[106] | AF0<br>AF1<br>AF2<br>AF3          | GPIO[106]<br>E0UC[24]<br>—<br>—                 | SIUL<br>eMIOS_0<br>—<br>—              | I/O<br>I/O<br>—<br>—         | S        | Tristate            | —          | —       | 114     | D13                    |
| PG[11]   | PCR[107] | AF0<br>AF1<br>AF2<br>AF3          | GPIO[107]<br>E0UC[25]<br>—<br>—                 | SIUL<br>eMIOS_0<br>—<br>—              | I/O<br>I/O<br>—<br>—         | M        | Tristate            | —          | —       | 115     | B12                    |
| PG[12]   | PCR[108] | AF0<br>AF1<br>AF2<br>AF3          | GPIO[108]<br>E0UC[26]<br>—<br>—                 | SIUL<br>eMIOS_0<br>—<br>—              | I/O<br>I/O<br>—<br>—         | M        | Tristate            | —          | —       | 92      | K14                    |
| PG[13]   | PCR[109] | AF0<br>AF1<br>AF2<br>AF3          | GPIO[109]<br>E0UC[27]<br>—<br>—                 | SIUL<br>eMIOS_0<br>—<br>—              | I/O<br>I/O<br>—<br>—         | M        | Tristate            | —          | —       | 91      | K16                    |
| PG[14]   | PCR[110] | AF0<br>AF1<br>AF2<br>AF3          | GPIO[110]<br>E1UC[0]<br>—<br>—                  | SIUL<br>eMIOS_1<br>—<br>—              | I/O<br>I/O<br>—<br>—         | S        | Tristate            | —          | —       | 110     | B14                    |

Table 6. Functional port pin descriptions (continued)

| Port pin              | PCR      | Alternate function <sup>(1)</sup> | Function                                | Peripheral                       | I/O direction <sup>(2)</sup> | Pad type | RESET configuration | Pin number |         |         |                        |
|-----------------------|----------|-----------------------------------|-----------------------------------------|----------------------------------|------------------------------|----------|---------------------|------------|---------|---------|------------------------|
|                       |          |                                   |                                         |                                  |                              |          |                     | LQFP64     | LQFP100 | LQFP144 | LBGA208 <sup>(3)</sup> |
| PH[7]                 | PCR[119] | AF0<br>AF1<br>AF2<br>AF3          | GPIO[119]<br>E1UC[9]<br>CS3_2<br>MA[1]  | SIUL<br>eMIOS_1<br>DSPI_2<br>ADC | I/O<br>I/O<br>O<br>O         | M        | Tristate            | —          | —       | 137     | C5                     |
| PH[8]                 | PCR[120] | AF0<br>AF1<br>AF2<br>AF3          | GPIO[120]<br>E1UC[10]<br>CS2_2<br>MA[0] | SIUL<br>eMIOS_1<br>DSPI_2<br>ADC | I/O<br>I/O<br>O<br>O         | M        | Tristate            | —          | —       | 138     | A5                     |
| PH[9] <sup>(9)</sup>  | PCR[121] | AF0<br>AF1<br>AF2<br>AF3          | GPIO[121]<br>—<br>TCK<br>—              | SIUL<br>—<br>JTAGC<br>—          | I/O<br>—<br>I<br>—           | S        | Input, weak pull-up | 60         | 88      | 127     | B8                     |
| PH[10] <sup>(9)</sup> | PCR[122] | AF0<br>AF1<br>AF2<br>AF3          | GPIO[122]<br>—<br>TMS<br>—              | SIUL<br>—<br>JTAGC<br>—          | I/O<br>—<br>I<br>—           | S        | Input, weak pull-up | 53         | 81      | 120     | B9                     |

1. Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA = 00 → AF0; PCR.PA = 01 → AF1; PCR.PA = 10 → AF2; PCR.PA = 11 → AF3. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".
2. Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.
3. LBGA208 available only as development package for Nexus2+
4. All WKPU pins also support external interrupt capability. See wakeup unit chapter for further details.
5. NMI has higher priority than alternate function. When NMI is selected, the PCR.AF field is ignored.
6. "Not applicable" because these functions are available only while the device is booting. Refer to BAM chapter of the reference manual for details.
7. Value of PCR.IBE bit must be 0
8. Be aware that this pad is used on the SPC560B64L3 and SPC560B64L5 to provide VDD\_HV\_ADC and VSS\_HV\_ADC1. Therefore, you should be careful in ensuring compatibility between SPC560B40x/50x and SPC560C40x/50x and SPC560B64.
9. Out of reset all the functional pins except PC[0:1] and PH[9:10] are available to the user as GPIO. PC[0:1] are available as JTAG pins (TDI and TDO respectively). PH[9:10] are available as JTAG pins (TCK and TMS respectively). If the user configures these JTAG pins in GPIO mode the device is no longer compliant with IEEE 1149.1-2001.
10. The TDO pad has been moved into the STANDBY domain in order to allow low-power debug handshaking in STANDBY mode. However, no pull-resistor is active on the TDO pad while in STANDBY mode. At this time the pad is configured as an input. When no debugger is connected the TDO pad is floating causing additional current consumption. To avoid the extra consumption TDO must be connected. An external pull-up resistor in the range of 47–100 kΩ should be added between the TDO pin and VDD\_HV. Only in case the TDO pin is used as application pin and a pull-up cannot be used then a pull-down resistor with the same value should be used between TDO pin and GND instead.

- 11. Available only on SPC560Cx versions and SPC560B50B2 devices
- 12. Not available on SPC560B40L3 and SPC560B40L5 devices
- 13. Not available in 100 LQFP package
- 14. Available only on SPC560B50B2 devices
- 15. Not available on SPC560B44L3 devices

### 3.7 Nexus 2+ pins

In the LBGA208 package, eight additional debug pins are available (see [Table 7](#)).

**Table 7. Nexus 2+ pin descriptions**

| Debug pin | Function              | I/O direction | Pad type | Function after reset | Pin number |          |                         |
|-----------|-----------------------|---------------|----------|----------------------|------------|----------|-------------------------|
|           |                       |               |          |                      | LQFP 100   | LQFP 144 | LBGA 208 <sup>(1)</sup> |
| MCKO      | Message clock out     | O             | F        | —                    | —          | —        | T4                      |
| MDO0      | Message data out 0    | O             | M        | —                    | —          | —        | H15                     |
| MDO1      | Message data out 1    | O             | M        | —                    | —          | —        | H16                     |
| MDO2      | Message data out 2    | O             | M        | —                    | —          | —        | H14                     |
| MDO3      | Message data out 3    | O             | M        | —                    | —          | —        | H13                     |
| EVTI      | Event in              | I             | M        | Pull-up              | —          | —        | K1                      |
| EVTO      | Event out             | O             | M        | —                    | —          | —        | L4                      |
| MSEO      | Message start/end out | O             | M        | —                    | —          | —        | G16                     |

1. LBGA208 available only as development package for Nexus2+.

### 3.8 Electrical characteristics

### 3.9 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid applying any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level ( $V_{DD}$  or  $V_{SS}$ ). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol “CC” for Controller Characteristics is included in the Symbol column.

Table 15. LQFP thermal characteristics<sup>(1)</sup> (continued)

| Symbol          |    | C | Parameter                                                                | Conditions <sup>(2)</sup> | Pin count | Value | Unit |
|-----------------|----|---|--------------------------------------------------------------------------|---------------------------|-----------|-------|------|
| $R_{\theta JC}$ | CC | D | Thermal resistance, junction-to-case <sup>(5)</sup>                      | Single-layer board - 1s   | 64        | 11    | °C/W |
|                 |    |   |                                                                          |                           | 100       | 22    |      |
|                 |    |   |                                                                          |                           | 144       | 22    |      |
|                 |    |   |                                                                          | Four-layer board - 2s2p   | 64        | 11    |      |
|                 |    |   |                                                                          |                           | 100       | 22    |      |
|                 |    |   |                                                                          |                           | 144       | 22    |      |
| $\Psi_{JB}$     | CC | D | Junction-to-board thermal characterization parameter, natural convection | Single-layer board - 1s   | 64        | TBD   | °C/W |
|                 |    |   |                                                                          |                           | 100       | 33    |      |
|                 |    |   |                                                                          |                           | 144       | 34    |      |
|                 |    |   |                                                                          | Four-layer board - 2s2p   | 64        | TBD   |      |
|                 |    |   |                                                                          |                           | 100       | 34    |      |
|                 |    |   |                                                                          |                           | 144       | 35    |      |
| $\Psi_{JC}$     | CC | D | Junction-to-case thermal characterization parameter, natural convection  | Single-layer board - 1s   | 64        | TBD   | °C/W |
|                 |    |   |                                                                          |                           | 100       | 9     |      |
|                 |    |   |                                                                          |                           | 144       | 10    |      |
|                 |    |   |                                                                          | Four-layer board - 2s2p   | 64        | TBD   |      |
|                 |    |   |                                                                          |                           | 100       | 9     |      |
|                 |    |   |                                                                          |                           | 144       | 10    |      |

1. Thermal characteristics are based on simulation.
2.  $V_{DD} = 3.3\text{ V} \pm 10\% / 5.0\text{ V} \pm 10\%$ ,  $T_A = -40$  to  $125\text{ }^{\circ}\text{C}$
3. Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.
4. Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.
5. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

### 3.14.2 Power considerations

The average chip-junction temperature,  $T_J$ , in degrees Celsius, may be calculated using [Equation 1](#):

$$\text{Equation 1 } T_J = T_A + (P_D \times R_{\theta JA})$$

Where:

$T_A$  is the ambient temperature in  $^{\circ}\text{C}$ .

$R_{\theta JA}$  is the package junction-to-ambient thermal resistance, in  $^{\circ}\text{C/W}$ .


$P_D$  is the sum of  $P_{INT}$  and  $P_{I/O}$  ( $P_D = P_{INT} + P_{I/O}$ ).

$P_{INT}$  is the product of  $I_{DD}$  and  $V_{DD}$ , expressed in watts. This is the chip internal power.

$P_{I/O}$  represents the power dissipation on input and output pins; user determined.

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances  $C_F$ ,  $C_{P1}$  and  $C_{P2}$  are initially charged at the source voltage  $V_A$  (refer to the equivalent circuit in [Figure 19](#)): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch close).

**Figure 21. Transient behavior during sampling phase**



In particular two different transient periods can be distinguished:

1. A first and quick charge transfer from the internal capacitance  $C_{P1}$  and  $C_{P2}$  to the sampling capacitance  $C_S$  occurs ( $C_S$  is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which  $C_{P2}$  is reported in parallel to  $C_{P1}$  (call  $C_P = C_{P1} + C_{P2}$ ), the two capacitances  $C_P$  and  $C_S$  are in series, and the time constant is

**Equation 5**

$$\tau_1 = (R_{SW} + R_{AD}) \cdot \frac{C_P \cdot C_S}{C_P + C_S}$$

[Equation 5](#) can again be simplified considering only  $C_S$  as an additional worst condition. In reality, the transient is faster, but the A/D converter circuitry has been designed to be robust also in the very worst case: the sampling time  $t_s$  is always much longer than the internal time constant:

**Equation 6**

$$\tau_1 < (R_{SW} + R_{AD}) \cdot C_S \ll t_s$$

The charge of  $C_{P1}$  and  $C_{P2}$  is redistributed also on  $C_S$ , determining a new value of the voltage  $V_{A1}$  on the capacitance according to [Equation 7](#):

Table 47. DSPI characteristics<sup>(1)</sup>

| No. | Symbol                             | C  | Parameter |                                                                                                  | DSPI0/DSPI1            |                         |                     | DSPI2                    |                         |                     | Unit                      |     |
|-----|------------------------------------|----|-----------|--------------------------------------------------------------------------------------------------|------------------------|-------------------------|---------------------|--------------------------|-------------------------|---------------------|---------------------------|-----|
|     |                                    |    |           |                                                                                                  | Min                    | Typ                     | Max                 | Min                      | Typ                     | Max                 |                           |     |
| 1   | t <sub>SCK</sub>                   | SR | D         | SCK cycle time                                                                                   | Master mode (MTFE = 0) | 125                     | —                   | —                        | 333                     | —                   | —                         | ns  |
|     |                                    |    | D         |                                                                                                  | Slave mode (MTFE = 0)  | 125                     | —                   | —                        | 333                     | —                   | —                         |     |
|     |                                    |    | D         |                                                                                                  | Master mode (MTFE = 1) | 83                      | —                   | —                        | 125                     | —                   | —                         |     |
|     |                                    |    | D         |                                                                                                  | Slave mode (MTFE = 1)  | 83                      | —                   | —                        | 125                     | —                   | —                         |     |
| —   | f <sub>DSPI</sub>                  | SR | D         | DSPI digital controller frequency                                                                |                        | —                       | —                   | f <sub>CPU</sub>         | —                       | —                   | f <sub>CPU</sub>          | MHz |
| —   | Δt <sub>CSC</sub>                  | CC | D         | Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1→0 | Master mode            | —                       | —                   | 130 <sup>(2)</sup>       | —                       | —                   | 15 <sup>(3)</sup>         | ns  |
| —   | Δt <sub>ASC</sub>                  | CC | D         | Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1→1 | Master mode            | —                       | —                   | 130 <sup>(3)</sup>       | —                       | —                   | 130 <sup>(3)</sup>        | ns  |
| 2   | t <sub>CSCext</sub> <sup>(4)</sup> | SR | D         | CS to SCK delay                                                                                  | Slave mode             | 32                      | —                   | —                        | 32                      | —                   | —                         | ns  |
| 3   | t <sub>ASCext</sub> <sup>(5)</sup> | SR | D         | After SCK delay                                                                                  | Slave mode             | 1/f <sub>DSPI</sub> + 5 | —                   | —                        | 1/f <sub>DSPI</sub> + 5 | —                   | —                         | ns  |
| 4   | t <sub>SDC</sub>                   | CC | D         | SCK duty cycle                                                                                   | Master mode            | —                       | t <sub>SCK</sub> /2 | —                        | —                       | t <sub>SCK</sub> /2 | —                         | ns  |
|     |                                    | SR | D         |                                                                                                  | Slave mode             | t <sub>SCK</sub> /2     | —                   | —                        | t <sub>SCK</sub> /2     | —                   | —                         |     |
| 5   | t <sub>A</sub>                     | SR | D         | Slave access time                                                                                | Slave mode             | —                       | —                   | 1/f <sub>DSPI</sub> + 70 | —                       | —                   | 1/f <sub>DSPI</sub> + 130 | ns  |
| 6   | t <sub>DI</sub>                    | SR | D         | Slave SOUT disable time                                                                          | Slave mode             | 7                       | —                   | —                        | 7                       | —                   | —                         | ns  |
| 7   | t <sub>PCSC</sub>                  | SR | D         | PCSx to PCSS time                                                                                |                        | 0                       | —                   | —                        | 0                       | —                   | —                         | ns  |
| 8   | t <sub>PASC</sub>                  | SR | D         | PCSS to PCSx time                                                                                |                        | 0                       | —                   | —                        | 0                       | —                   | —                         | ns  |

Figure 23. DSPI classic SPI timing – master, CPHA = 0




Figure 28. DSPI modified transfer format timing – master, CPHA = 1




Figure 29. DSPI modified transfer format timing – slave, CPHA = 0




Figure 30. DSPI modified transfer format timing – slave, CPHA = 1





Figure 31. DSPI PCS strobe ( $\overline{PCSS}$ ) timing



### 3.27.3 Nexus characteristics

Table 48. Nexus characteristics

| No. | Symbol     | C  | Parameter                    | Value |     |     | Unit |
|-----|------------|----|------------------------------|-------|-----|-----|------|
|     |            |    |                              | Min   | Typ | Max |      |
| 1   | $t_{TCYC}$ | CC | D TCK cycle time             | 64    | —   | —   | ns   |
| 2   | $t_{MCYC}$ | CC | D MCKO cycle time            | 32    | —   | —   | ns   |
| 3   | $t_{MDOV}$ | CC | D MCKO low to MDO data valid | —     | —   | 8   | ns   |

## 4 Package characteristics

### 4.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

### 4.2 Package mechanical data

#### 4.2.1 LQFP64

Figure 34. LQFP64 package mechanical drawing




Table 50. LQFP64 mechanical data

| Symbol | mm   |      |      | inches <sup>(1)</sup> |        |        |
|--------|------|------|------|-----------------------|--------|--------|
|        | Min  | Typ  | Max  | Min                   | Typ    | Max    |
| A      | —    | —    | 1.6  | —                     | —      | 0.063  |
| A1     | 0.05 | —    | 0.15 | 0.002                 | —      | 0.0059 |
| A2     | 1.35 | 1.4  | 1.45 | 0.0531                | 0.0551 | 0.0571 |
| b      | 0.17 | 0.22 | 0.27 | 0.0067                | 0.0087 | 0.0106 |
| c      | 0.09 | —    | 0.2  | 0.0035                | —      | 0.0079 |
| D      | 11.8 | 12   | 12.2 | 0.4646                | 0.4724 | 0.4803 |


Table 50. LQFP64 mechanical data (continued)

| Symbol | mm   |      |      | inches <sup>(1)</sup> |        |        |
|--------|------|------|------|-----------------------|--------|--------|
|        | Min  | Typ  | Max  | Min                   | Typ    | Max    |
| D1     | 9.8  | 10   | 10.2 | 0.3858                | 0.3937 | 0.4016 |
| D3     | —    | 7.5  | —    | —                     | 0.2953 | —      |
| E      | 11.8 | 12   | 12.2 | 0.4646                | 0.4724 | 0.4803 |
| E1     | 9.8  | 10   | 10.2 | 0.3858                | 0.3937 | 0.4016 |
| E3     | —    | 7.5  | —    | —                     | 0.2953 | —      |
| e      | —    | 0.5  | —    | —                     | 0.0197 | —      |
| L      | 0.45 | 0.6  | 0.75 | 0.0177                | 0.0236 | 0.0295 |
| L1     | —    | 1    | —    | —                     | 0.0394 | —      |
| k      | 0.0° | 3.5° | 7.0° | 0.0°                  | 3.5°   | 7.0°   |
| ccc    | —    | —    | 0.08 | —                     | —      | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

# 5      Ordering information

Figure 38. Commercial product code structure



1. LBGA208 available only as development package for Nexus2+

Table 55. Document revision history (continued)

| Date        | Revision         | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------|------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 06-Mar-2009 | 2<br>(continued) | <p>Updated tables:</p> <ul style="list-style-type: none"> <li>– “I/O input DC electrical characteristics”</li> <li>– “I/O pull-up/pull-down DC electrical characteristics”</li> <li>– “SLOW configuration output buffer electrical characteristics”</li> <li>– “MEDIUM configuration output buffer electrical characteristics”</li> <li>– “FAST configuration output buffer electrical characteristics”</li> </ul> <p>Added “Output pin transition times” section</p> <p>Updated “I/O consumption” table</p> <p>Updated “Start-up reset requirements” figure</p> <p>Updated “Reset electrical characteristics” table</p> <p>“Voltage regulator electrical characteristics” section:</p> <ul style="list-style-type: none"> <li>– Amended description of LV_PLL</li> </ul> <p>“Voltage regulator capacitance connection” figure:</p> <ul style="list-style-type: none"> <li>– Exchanged position of symbols C<sub>DEC1</sub> and C<sub>DEC2</sub></li> </ul> <p>Updated tables”</p> <ul style="list-style-type: none"> <li>– “Voltage regulator electrical characteristics”</li> <li>– “Low voltage monitor electrical characteristics”</li> <li>– “Low voltage power domain electrical characteristics”</li> </ul> <p>Added “Low voltage monitor vs reset” figure</p> <p>Updated “Flash memory electrical characteristics” section</p> <p>Added “Electromagnetic compatibility (EMC) characteristics” section</p> <p>Updated “Fast external crystal oscillator (4 to 16 MHz) electrical characteristics” section</p> <p>Updated “Slow external crystal oscillator (32 kHz) electrical characteristics” section</p> <p>Updated tables:</p> <ul style="list-style-type: none"> <li>– “FMPLL electrical characteristics”</li> <li>– “Fast internal RC oscillator (16 MHz) electrical characteristics”</li> <li>– “Slow internal RC oscillator (128 kHz) electrical characteristics”</li> </ul> <p>Added “On-chip peripherals” section</p> <p>Added “ADC input leakage current” table</p> <p>Updated “ADC conversion characteristics” table</p> <p>Updated “ECOPACK®” section</p> <p>Corrected inverted column headings for typical and minimum dimensions in “LQFP64 mechanical data” and “LQFP100 mechanical data” tables</p> <p>Added “Abbreviation” appendix</p> |
| 03-Jun-2009 | 3                | Corrected “Commercial product code structure” figure                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

Table 55. Document revision history (continued)

| Date        | Revision | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 22-Jul-2010 | 7        | <p><b>Changes between revisions 5 and 7</b></p> <p>Added LQFP64 package information</p> <p>Updated the "Features" section.</p> <p>Section "Introduction"</p> <ul style="list-style-type: none"> <li>– Relocated a note</li> </ul> <p>Table: "SPC560B40x/50x and SPC560C40x/50x device comparison"</p> <ul style="list-style-type: none"> <li>– Added footnote regarding SCI and CAN</li> </ul> <p>Added eDMA block in the "SPC560B40x/50x and SPC560C40x/50x series block diagram" figure</p> <p>Removed alternate function information from "LQFP 100-pin configuration" and "LQFP 100-pin configuration" figures.</p> <p>Added "Functional port pin descriptions" table</p> <p>Deleted the "NVUSRO[WATCHDOG_EN] field description" section</p> <p>Table: "Absolute maximum ratings"</p> <ul style="list-style-type: none"> <li>– Removed the min value of <math>V_{IN}</math> relative to <math>V_{DD}</math></li> </ul> <p>Table "Recommended operating conditions (3.3 V)"</p> <ul style="list-style-type: none"> <li>– <math>TV_{DD}</math>: made single row</li> </ul> <p>"Recommended operating conditions (5.0 V)"</p> <ul style="list-style-type: none"> <li>– deleted <math>T_A</math> C-Grade Part, <math>T_J</math> C-Grade Part, <math>T_A</math> V-Grade Part, <math>T_J</math> V-Grade Part, <math>T_A</math> M-Grade Part, <math>T_J</math> M-Grade Part rows</li> </ul> <p>Table: "LQFP thermal characteristics"</p> <ul style="list-style-type: none"> <li>– Added more rows</li> <li>– Rounded the values</li> </ul> <p>Removed table "LBGA208 thermal characteristics"</p> <p>Table "I/O input DC electrical characteristics"</p> <ul style="list-style-type: none"> <li>– <math>W_{FI}</math>: inserted a footnote</li> <li>– <math>W_{NFI}</math>: inserted a footnote</li> </ul> <p>Table "I/O consumption"</p> <ul style="list-style-type: none"> <li>– Removed <math>I_{DYNSEG}</math> row</li> <li>– Added "I/O weight" table</li> </ul> <p>Replaced "nRSTIN" with "RESET" in the "RESET electrical characteristics" section.</p> <p>Table "Voltage regulator electrical characteristics"</p> <ul style="list-style-type: none"> <li>– Updated the values</li> <li>– Removed <math>I_{VREGREF}</math> and <math>I_{VREDLVD12}</math></li> <li>– Added a note about <math>I_{DD\_BC}</math></li> </ul> <p>Table: "Low voltage monitor electrical characteristics"</p> <ul style="list-style-type: none"> <li>– changed min value <math>V_{LVDHV3L}</math>, from 2.7 to 2.6</li> <li>– Inserted max value of <math>V_{LVDLVCORL}</math></li> <li>– Updated <math>V_{PORH}</math> values</li> <li>– Updated <math>V_{LVDLVCORL}</math> value</li> </ul> <p>Table "Low voltage power domain electrical characteristics"</p> <ul style="list-style-type: none"> <li>– Entirely updated</li> </ul> <p>Table "Program and erase specifications"</p> <ul style="list-style-type: none"> <li>– Inserted <math>T_{eslat}</math> row</li> </ul> <p>Table "Flash power supply DC electrical characteristics"</p> <ul style="list-style-type: none"> <li>– Entirely updated</li> </ul> |

Table 55. Document revision history (continued)

| Date        | Revision | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|-------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 01-Oct-2011 | 9        | <p>Formatting and minor editorial changes throughout</p> <p>Harmonized oscillator nomenclature</p> <p>Device summary table: removed 384 KB code flash device versions</p> <p>Device comparison table: changed temperature value in footnote 2 from 105 °C to 125 °C; removed 384 KB code flash device versions</p> <p>LQFP 64-pin configuration: renamed pin 6 from VPP_TEST to VSS_HV</p> <p>Removed "Pin Muxing" section; added sections "Pad configuration during reset phases", "Voltage supply pins", "Pad types", "System pins," "Functional ports", and "Nexus 2+ pins"</p> <p>Section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality; updated footnote describing default value of '1' in field descriptions NVUSRO[PAD3V5V] and NVUSRO[OSCILLATOR_MARGIN]</p> <p>Added section "NVUSRO[WATCHDOG_EN] field description"</p> <p>Recommended operating conditions (3.3 V) and Recommended operating conditions (5.0 V): updated conditions for ambient and junction temperature characteristics</p> <p>I/O input DC electrical characteristics: updated <math>I_{LKG}</math> characteristics</p> <p>Section "I/O pad current specification": removed content referencing the <math>I_{DYNSEG}</math> maximum value</p> <p>I/O consumption: replaced instances of "Root medium square" with "Root mean square"</p> <p>I/O weight: replaced instances of bit "SRE" with "SRC"; added pads PH[9] and PH[10]; added supply segments; removed weight values in 64-pin LQFP for pads that do not exist in that package</p> <p>Reset electrical characteristics: updated parameter classification for <math>I_{WPU}</math></p> <p>Updated Voltage regulator electrical characteristics</p> <p>Section "Low voltage detector electrical characteristics": changed title (was "Voltage monitor electrical characteristics"); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; updated values for <math>V_{LVDLVBKPL}</math> and <math>V_{LVDLVCORL}</math>; replaced "LVD_DIGBKP" with "LVDLVBKP" in note</p> <p>Updated section "Power consumption"</p> <p>Fast external crystal oscillator (4 to 16 MHz) electrical characteristics: updated parameter classification for <math>V_{FXOSCOP}</math></p> <p>Crystal oscillator and resonator connection scheme: added footnote about possibility of adding a series resistor</p> <p>Slow external crystal oscillator (32 kHz) electrical characteristics: updated footnote 1</p> <p>FMPLL electrical characteristics: added short term jitter characteristics; inserted "—" in empty min value cell of <math>t_{lock}</math> row</p> <p>Section "Input impedance and ADC accuracy": changed "<math>V_A/V_{A2}</math>" to "<math>V_{A2}/V_A</math>" in Equation 11</p> <p>ADC input leakage current: updated <math>I_{LKG}</math> characteristics</p> <p>ADC conversion characteristics: updated symbols</p> <p>On-chip peripherals current consumption: changed "supply current on "<math>V_{DD\_HV\_ADC}</math>" to "supply current on" <math>V_{DD\_HV}</math>" in <math>I_{DD\_HV(FLASH)}</math> row; updated <math>I_{DD\_HV(PLL)}</math> value—was <math>3 * f_{periph}</math>, is <math>30 * f_{periph}</math>; updated footnotes</p> <p>DSPI characteristics: added rows <math>t_{PCSC}</math> and <math>t_{PASC}</math></p> <p>Added DSPI PCS strobe (PCSS) timing diagram</p> <p>Updated order codes.</p> |
| 17-Jan-2013 | 10       | Internal review.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |