





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, I ² C, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	79
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560b40l3b6e0x

2 Block diagram

Figure 1 shows a top-level block diagram of the SPC560B40x/50x and SPC560C40x/50x device series.



Table 3. SPC560B40x/50x and SPC560C40x/50x series block summary (continued)

Block	Function
Memory protection unit (MPU)	Provides hardware access control for all memory references generated in a device
Nexus development interface (NDI)	Provides real-time development support capabilities in compliance with the IEEE-ISTO 5001-2003 standard
Periodic interrupt timer (PIT)	Produces periodic interrupts and triggers
Real-time counter (RTC)	A free running counter used for time keeping applications, the RTC can be configured to generate an interrupt at a predefined interval independent of the mode of operation (run mode or low-power mode)
System integration unit (SIU)	Provides control over all the electrical pad controls and up 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System status configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)	Provides a set of output compare events to support AUTOSAR (Automotive Open System Architecture) and operating system tasks
Software watchdog timer (SWT)	Provides protection from runaway code
Wakeup unit (WKPU)	The wakeup unit supports up to 18 external sources that can generate interrupts or wakeup events, of which 1 can cause non-maskable interrupt requests or wakeup events.
Crossbar (XBAR) switch	Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width.

3.3 Voltage supply pins

Voltage supply pins are used to provide power to the device. Three dedicated VDD_LV/VSS_LV supply pairs are used for 1.2 V regulator stabilization.

Table 4. Voltage supply pin descriptions

Dout win	Franction	Pin number							
Port pin	Function	LQFP64	LQFP100	LQFP144	LBGA208 ⁽¹⁾				
VDD_HV	Digital supply voltage	7, 28, 56	15, 37, 70, 84	19, 51, 100, 123	C2, D9, E16, G13, H3, N9, R5				
VSS_HV	Digital ground	6, 8, 26, 55	14, 16, 35, 69, 83						
VDD_LV	1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest V _{SS_LV} pin. ⁽²⁾	11, 23, 57	19, 32, 85	23, 46, 124	D8, K4, P7				
VSS_LV	1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest V _{DD_LV} pin. ⁽²⁾	10, 24, 58	18, 33, 86	22, 47, 125	C8, J2, N7				
VDD_BV	Internal regulator supply voltage	12	20	24	K3				
VSS_HV_ADC	Reference ground and analog ground for the ADC	33	51	73	R15				
VDD_HV_ADC	Reference voltage and analog supply for the ADC	34	52	74	P14				

^{1.} LBGA208 available only as development package for Nexus2+

3.4 Pad types

In the device the following types of pads are available for system pins and functional port pins:

 $S = Slow^{(b)}$

M = Medium^{(b) (c)}

F = Fast^{(b) (c)}

I = Input only with analog feature^(b)

J = Input/Output ('S' pad) with analog feature

X = Oscillator

b. See the I/O pad electrical characteristics in the device datasheet for details.



DocID14619 Rev 13

^{2.} A decoupling capacitor must be placed between each of the three VDD_LV/VSS_LV supply pairs to ensure stable voltage (see the recommended operating conditions in the device datasheet for details).

Table 6. Functional port pin descriptions (continued)

			able 6. I unctiona			•	•	,	Pin nu	umber	
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 ⁽³⁾
PC[15]	PCR[47]	AF0 AF1 AF2 AF3	GPIO[47] E0UC[15] CS0_2 —	SIUL eMIOS_0 DSPI_2 —	I/O I/O I/O	M	Tristate		4	4	D3
PD[0]	PCR[48]	AF0 AF1 AF2 AF3 —	GPIO[48] — — — GPI[4]	SIUL — — — ADC		I	Tristate	_	41	63	P12
PD[1]	PCR[49]	AF0 AF1 AF2 AF3	GPIO[49] — — — — GPI[5]	SIUL ADC	 - - - 	I	Tristate	_	42	64	T12
PD[2]	PCR[50]	AF0 AF1 AF2 AF3	GPIO[50] — — — — GPI[6]	SIUL ADC	 - - - 	I	Tristate		43	65	R12
PD[3]	PCR[51]	AF0 AF1 AF2 AF3 —	GPIO[51] — — — — GPI[7]	SIUL — — — ADC	 - - - 	1	Tristate	ı	44	66	P13
PD[4]	PCR[52]	AF0 AF1 AF2 AF3	GPIO[52] — — — GPI[8]	SIUL - - ADC	 - - -	I	Tristate	1	45	67	R13
PD[5]	PCR[53]	AF0 AF1 AF2 AF3	GPIO[53] — — — — GPI[9]	SIUL ADC	 - - - 	I	Tristate	_	46	68	T13

Table 6. Functional port pin descriptions (continued)

			able 6. Functiona			•	•	,	Pin nu	umber	
Port pin	PCR	Alternate function ⁽¹⁾	Alternate function ⁽¹⁾ Function		I/O direction ⁽²⁾	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 ⁽³⁾
PD[13]	PCR[61]	AF0 AF1 AF2 AF3 —	GPIO[61] CS0_1 E0UC[25] — ANS[5]	SIUL DSPI_1 eMIOS_0 — ADC	I/O I/O I/O 	J	Tristate		62	84	M14
PD[14]	PCR[62]	AF0 AF1 AF2 AF3	GPIO[62] CS1_1 E0UC[26] — ANS[6]	SIUL DSPI_1 eMIOS_0 — ADC	I/O O I/O —	J	Tristate	_	64	86	L15
PD[15]	PCR[63]	AF0 AF1 AF2 AF3	GPIO[63] CS2_1 E0UC[27] — ANS[7]	SIUL DSPI_1 eMIOS_0 — ADC	I/O O I/O —	J	Tristate	_	66	88	L14
PE[0]	PCR[64]	AF0 AF1 AF2 AF3 —	GPIO[64] E0UC[16] — — CAN5RX ⁽¹¹⁾ WKPU[6] ⁽⁴⁾	SIUL eMIOS_0 FlexCAN_5 WKPU	I/O I/O — — — I	S	Tristate	_	6	10	F1
PE[1]	PCR[65]	AF0 AF1 AF2 AF3	GPIO[65] E0UC[17] CAN5TX ⁽¹¹⁾	SIUL eMIOS_0 FlexCAN_5	I/O I/O O	М	Tristate	_	8	12	F4
PE[2]	PCR[66]	AF0 AF1 AF2 AF3 —	GPIO[66] E0UC[18] — — SIN_1	SIUL eMIOS_0 DSPI_1	I/O I/O — —	М	Tristate	_	89	128	D7
PE[3]	PCR[67]	AF0 AF1 AF2 AF3	GPIO[67] E0UC[19] SOUT_1 —	SIUL eMIOS_0 DSPI_1 —	I/O I/O O	М	Tristate	_	90	129	C7

Cumbal		Parameter	Conditions	Va	Unit	
Symbol		Parameter	Conditions	Min		
I _{INJPAD}	SR	Injected input current on any pin during overload condition	_	-5	5	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	_	-50	50	ША
TV _{DD}	SR	V _{DD} slope to ensure correct power up ⁽⁶⁾	_	3.0 ⁽⁷⁾	250 x 10 ³ (0.25 [V/µs])	V/s

Table 14. Recommended operating conditions (5.0 V) (continued)

- 1. 100 nF capacitance needs to be provided between each V_{DD}/V_{SS} pair.
- 2. Full device operation is guaranteed by design when the voltage drops below 4.5 V down to 3.0 V. However, certain analog electrical characteristics will not be guaranteed to stay within the stated limits.
- 3. 330 nF capacitance needs to be provided between each V_{DD_LV}/V_{SS_LV} supply pair.
- 100 nF capacitance needs to be provided between V_{DD_BV} and the nearest V_{SS_LV} (higher value may be needed depending on external regulator characteristics).
- 1 μF (electrolithic/tantalum) + 47 nF (ceramic) capacitance needs to be provided between V_{DD_ADC}/V_{SS_ADC} pair. Another ceramic cap of 10 nF with low inductance package can be added.
- 6. Guaranteed by device validation.
- Minimum value of TV_{DD} must be guaranteed until V_{DD} reaches 2.6 V (maximum value of V_{PORH}).

Note: RAM data retention is guaranteed with $V_{DD\ LV}$ not below 1.08 V.

3.14 Thermal characteristics

3.14.1 Package thermal characteristics

Table 15. LQFP thermal characteristics⁽¹⁾

Syn	nbol	С	Parameter	Conditions ⁽²⁾	Pin count	Value	Unit					
					64	60						
				Single-layer board - 1s	100	64						
Ь	СС	D	Thermal resistance, junction-to-		144	64	°C/W					
$R_{\theta JA}$	CC	D	ambient natural convection ⁽³⁾		64	42	C/VV					
				Four-layer board - 2s2p	100	51						
					144	49						
										64	24	
											Single-layer board - 1s	100
B	CC	Ь	Thermal resistance, junction-to-		144	37	°C/W					
K _θ JB	R ₀ JB CC D	board ⁽⁴⁾		64	24	C/VV						
			Four-layer board - 2s2p	100	34							
					144	35						



Most of the time for the applications, $P_{I/O} < P_{INT}$ and may be neglected. On the other hand, $P_{I/O}$ may be significant, if the device is configured to continuously drive external modules and/or memories.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is given by:

Equation 2
$$P_D = K / (T_J + 273 °C)$$

Therefore, solving equations Equation 1 and Equation 2:

Equation 3 K =
$$P_D x (T_A + 273 °C) + R_{\theta,JA} x P_D^2$$

Where:

K is a constant for the particular part, which may be determined from *Equation 3* by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J may be obtained by solving equations *Equation 1* and *Equation 2* iteratively for any value of T_A .

3.15 I/O pad electrical characteristics

3.15.1 I/O pad types

The device provides four main I/O pad types depending on the associated alternate functions:

- Slow pads—These pads are the most common pads, providing a good compromise between transition time and low electromagnetic emission.
- Medium pads—These pads provide transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
- Fast pads—These pads provide maximum speed. There are used for improved Nexus debugging capability.
- Input only pads—These pads are associated to ADC channels and the external 32 kHz crystal oscillator (SXOSC) providing low input leakage.

Medium and Fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance.

3.15.2 I/O input DC characteristics

Table 16 provides input DC electrical characteristics as described in Figure 6.

5

3.15.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

- Table 17 provides weak pull figures. Both pull-up and pull-down resistances are supported.
- Table 18 provides output driver characteristics for I/O pads when in SLOW configuration.
- Table 19 provides output driver characteristics for I/O pads when in MEDIUM configuration.
- Table 20 provides output driver characteristics for I/O pads when in FAST configuration.

Table 17. I/O pull-up/pull-down DC electrical characteristics

Symbol		C	Parameter	Conditions ⁽¹⁾			Unit		
)	r ai ailletei	Conditions		Min	Тур	Max	Oilit
		Р			PAD3V5V = 0	10	_	150	
I _{WPU}	I _{WPU}		Weak pull-up current absolute value	$V_{IN} = V_{IL}, V_{DD} = 5.0 \text{ V} \pm 10\%$	PAD3V5V = 1 ⁽²⁾	10	l	250	μΑ
		Ρ		$V_{IN} = V_{IL}, V_{DD} = 3.3 \text{ V} \pm 10\%$	PAD3V5V = 1	10	_	150	
		Ρ		$V_{IN} = V_{IH}, V_{DD} = 5.0 \text{ V} \pm 10\%$	PAD3V5V = 0	10	_	150	
I I WEDI C	С	Weak pull-down current absolute value	VIN = VIH, VDD = 3.0 V ± 10%	PAD3V5V = 1	10		250	μΑ	
	Р		$V_{IN} = V_{IH}, V_{DD} = 3.3 V \pm 10\%$	PAD3V5V = 1	10	_	150		

^{1.} V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

Table 18. SLOW configuration output buffer electrical characteristics

Sum	hal	٠	Parameter		Conditions ⁽¹⁾		Unit		
Syli	Symbol C		rarameter		Conditions	Min	Тур	Max	Onit
		Р			$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	0.8V _{DD}	_	_	
V _{OH}	СС	С	Output high level SLOW configuration	Push Pull	$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^{(2)}$	0.8V _{DD}	_	_	V
		С			$I_{OH} = -1$ mA, $V_{DD} = 3.3$ V \pm 10%, PAD3V5V = 1 (recommended)	V _{DD} -0.8	_	_	

^{2.} The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Table 24. I/O weight⁽¹⁾ (continued)

0					LQFP144/	LQFP100			LQFF	P64 ⁽²⁾	
Sup	ply seg	ment	Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weig	ht 5 V	Weigh	t 3.3 V
LQFP 144	LQFP 100	LQFP 64		SRC ⁽³⁾ =	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
	_	_	PG[9]	9%	_	10%	_	_	_	_	_
	_	_	PG[8]	9%	_	11%	_	_	_	_	_
	1	_	PC[11]	9%	_	11%	_	_	_	_	_
	'	1	PC[10]	9%	13%	11%	12%	9%	13%	11%	12%
	_	_	PG[7]	10%	14%	11%	12%	_	_	_	_
	_	_	PG[6]	10%	14%	12%	12%	_	_	_	_
	1	1	PB[0]	10%	14%	12%	12%	10%	14%	12%	12%
	'	'	PB[1]	10%	_	12%	_	10%	_	12%	_
	_	_	PF[9]	10%	_	12%	_	_	_	_	_
	_	_	PF[8]	10%	15%	12%	13%	_	_	_	_
1	_	_	PF[12]	10%	15%	12%	13%	_	_	_	_
	1	1	PC[6]	10%	_	12%	_	10%	_	12%	_
	'	'	PC[7]	10%	_	12%	_	10%	_	12%	_
	_	_	PF[10]	10%	14%	12%	12%	_	_	_	_
	_	_	PF[11]	10%	_	11%	_	_	_	_	_
	1	1	PA[15]	9%	12%	10%	11%	9%	12%	10%	11%
	_	_	PF[13]	8%	_	10%	_	_	_	_	_
			PA[14]	8%	11%	9%	10%	8%	11%	9%	10%
			PA[4]	8%	_	9%	_	8%	_	9%	_
	1	1	PA[13]	7%	10%	9%	9%	7%	10%	9%	9%
			PA[12]	7%	_	8%	_	7%	_	8%	_

Table 25. Reset electrical characteristics (continued)

0		_	Danamatan	Conditions ⁽¹⁾		Value		1116		
Symbo	OI	C	Parameter	Conditions	Min	Тур	Max	Unit		
V _{HYS}	СС	С	Input hysteresis CMOS (Schmitt Trigger)	_	0.1V _{DD}	_	_	V		
		Р		Push Pull, I_{OL} = 2mA, V_{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	_	_	0.1V _{DD}			
V _{OL}	V _{OL} CC		Output low level	Push Pull, $I_{OL} = 1mA$, $V_{DD} = 5.0 \text{ V} \pm 10\%$, PAD3V5V = 1 ⁽²⁾			0.1V _{DD}	V		
		С		Push Pull, I_{OL} = 1mA, V_{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)		ı	0.5			
				$C_L = 25pF,$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$			10			
		CC D		$C_L = 50 pF,$ $V_{DD} = 5.0 V \pm 10\%, PAD3V5V = 0$	_	_	20			
	00		C D	Output transition time	$C_L = 100 pF,$ $V_{DD} = 5.0 V \pm 10\%, PAD3V5V = 0$	_	_	40	20	
t _{tr}					U	output pin ⁽³⁾	$C_L = 25pF,$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$	_	_	12
				$C_L = 50pF,$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$	_	_	25			
				$C_L = 100 pF,$ $V_{DD} = 3.3 V \pm 10\%, PAD3V5V = 1$	_	_	40			
W _{FRST}	SR	Р	RESET input filtered pulse	_	_	_	40	ns		
W _{NFRST}	SR	Р	RESET input not filtered pulse	_	1000	_	_	ns		
		Р		V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	10	_	150			
		D	Weak pull-up current absolute value	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	10	_	150	μΑ		
		Р	and talue	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^{(2)}$	10	_	250			

^{1.} V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

^{2.} This transient configuration does not occurs when device is used in the V_{DD} = 3.3 V \pm 10% range.

^{3.} C_L includes device and package capacitance (C_{PKG} < 5 pF).




Figure 10. $V_{DD\ HV}$ and $V_{DD\ BV}$ maximum slope

When STANDBY mode is used, further constraints are applied to the both V_{DD_HV} and V_{DD_BV} in order to guarantee correct regulator function during STANDBY exit. This is described on *Figure 11*.

STANDBY regulator constraints should normally be guaranteed by implementing equivalent of CSTDBY capacitance on application board (capacitance and ESR typical values), but would actually depend on exact characteristics of application external regulator.




Figure 11. $V_{DD\ HV}$ and $V_{DD\ BV}$ supply constraints during STANDBY mode exit

Table 26. Voltage regulator electrical characteristics

0		_	Table 20. Voltage regulator ele			Value		
Symbol		С	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
C _{REGn}	SR		Internal voltage regulator external capacitance	_	200	_	500	nF
R _{REG}	R _{REG} SR -		Stability capacitor equivalent serial resistance	Range: 10 kHz to 20 MHz	-	_	0.2	W
	SR		December of the second (2) halloot	V_{DD_BV}/V_{SS_LV} pair: $V_{DD_BV} = 4.5 \text{ V to } 5.5 \text{ V}$	100 (3)	470 ⁽⁴⁾	_	
C _{DEC1}	SK		Decoupling capacitance ⁽²⁾ ballast	V_{DD_BV}/V_{SS_LV} pair: $V_{DD_BV} = 3 \text{ V to } 3.6 \text{ V}$	400		_	nF
C _{DEC2}	SR	_	Decoupling capacitance regulator supply	V _{DD} /V _{SS} pair	10	100	_	nF
$\frac{d}{dt}VDD$	SR	_	Maximum slope on V _{DD}		_	_	250	mV/μs
$ \Delta_{\text{VDD(STDBY)}} $	SR	_	Maximum instant variation on V _{DD} during standby exit		1		30	mV
$\frac{d}{dt}VDD(STDBY)$	SR	_	Maximum slope on V _{DD} during standby exit		_	_	15	mV/μs
V_{MREG}	СС	Т	Main regulator output voltage	Before exiting from reset	1	1.32	1	V
		Р		After trimming	1.16	1.28	_	
I _{MREG}	SR	_	Main regulator current provided to V _{DD_LV} domain	_	_	_	150	mA
I _{MREGINT}	СС	ח	Main regulator module current	I _{MREG} = 200 mA	_	_	2	mA
IMREGINI			consumption	I _{MREG} = 0 mA	_	_	1	1117 (
V_{LPREG}	СС	Р	Low power regulator output voltage	After trimming	1.16	1.28	-	V
I _{LPREG}	SR	_	Low power regulator current provided to V _{DD_LV} domain	_	-	_	15	mA
li posovije	СС	D	Low power regulator module	I _{LPREG} = 15 mA; T _A = 55 °C	_		600	μА
ILPREGINT		_	current consumption	I _{LPREG} = 0 mA; T _A = 55 °C	_	5	_	μΑ
V _{ULPREG}	СС	Р	Ultra low power regulator output voltage	After trimming	1.16	1.28	_	V



Symbol		С	Parameter	Conditions ⁽¹⁾	Value			Unit
		C	Farameter	Conditions	Min	Тур	Max	Oiiit
I _{ULPREG}	SR		Ultra low power regulator current provided to V _{DD_LV} domain	_	_	_	5	mA
	СС	_	Ultra low power regulator module	$I_{ULPREG} = 5 \text{ mA};$ $T_A = 55 \text{ °C}$	_	_	100	
^I ULPREGINT			current consumption	I _{ULPREG} = 0 mA; T _A = 55 °C	_	2	_	μA
I _{DD_BV}	СС	D	In-rush average current on V _{DD_BV} during power-up ⁽⁵⁾	_	1		300 (6)	mA

Table 26. Voltage regulator electrical characteristics (continued)

- 1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40 \text{ to } 125 \,^{\circ}\text{C}$, unless otherwise specified
- 2. This capacitance value is driven by the constraints of the external voltage regulator supplying the V_{DD_BV} voltage. A typical value is in the range of 470 nF.
- 3. This value is acceptable to guarantee operation from 4.5 V to 5.5 V
- External regulator and capacitance circuitry must be capable of providing I_{DD_BV} while maintaining supply V_{DD_BV} in operating range.
- In-rush average current is seen only for short time (maximum 20 μs) during power-up and on standby exit. It is dependant on the sum of the C_{REGn} capacitances.
- The duration of the in-rush current depends on the capacitance placed on LV pins. BV decoupling capacitors must be sized accordingly. Refer to I_{MREG} value for minimum amount of current to be provided in cc.

The $|\Delta_{VDD(STDBY)}|$ and dVDD(STDBY)/dt system requirement can be used to define the component used for the V_{DD} supply generation. The following two examples describe how to calculate capacitance size:

Example 1 No regulator (worst case)

The $|\Delta_{VDD(STDBY)}|$ parameter can be seen as the V_{DD} voltage drop through the ESR resistance of the regulator stability capacitor when the I_{DD_BV} current required to load V_{DD_LV} domain during the standby exit. It is thus possible to define the maximum equivalent resistance ESR_{STDBY}(MAX) of the total capacitance on the V_{DD} supply:

$$ESR_{STDBY}(MAX) = |\Delta_{VDD(STDBY)}|/I_{DD}|_{BV} = (30 \text{ mV})/(300 \text{ mA}) = 0.1\Omega^{(d)}$$

The dVDD(STDBY)/dt parameter can be seen as the V_{DD} voltage drop at the capacitance pin (excluding ESR drop) while providing the I_{DD_BV} supply required to load V_{DD_LV} domain during the standby exit. It is thus possible to define the minimum equivalent capacitance $C_{STDBY}(MIN)$ of the total capacitance on the V_{DD} supply:

$$C_{STDBY}(MIN) = I_{DD\ BV}/dVDD(STDBY)/dt = (300\ mA)/(15\ mV/\mu s) = 20\ \mu F$$

This configuration is a worst case, with the assumption no regulator is available.

Example 2 Simplified regulator

The regulator should be able to provide significant amount of the current during the standby exit process. For example, in case of an ideal voltage regulator providing 200 mA current, it is possible to recalculate the equivalent ESR_{STDBY}(MAX) and C_{STDBY}(MIN) as follows:

57

d. Based on typical time for standby exit sequence of 20 µs, ESR(MIN) can actually be considered at ~50 kHz.

released as soon as internal reset sequence is completed regardless of LVDHV5H threshold.

Value Conditions⁽¹⁾ **Symbol** С **Parameter** Unit Min Typ Max V_{PORUP} SR P Supply for functional POR module 1.0 5.5 T_A = 25 °C, 1.5 2.6 after trimming CC Power-on reset threshold V_{PORH} 1.5 2.6 CC T LVDHV3 low voltage detector high threshold 2.95 $V_{LVDHV3H}$ ٧ CC P LVDHV3 low voltage detector low threshold 2.9 VI VDHV3I 2.6 CC T LVDHV5 low voltage detector high threshold 4.5 $V_{LVDHV5H}$ CC P LVDHV5 low voltage detector low threshold 4.4 $V_{LVDHV5L}$ 3.8 CC P LVDLVCOR low voltage detector low threshold V_{LVDLVCORL} 1.08 1.16 LVDLVBKP low voltage detector low threshold V_{LVDLVBKPL} 1.08 1.16

Table 27. Low voltage detector electrical characteristics

3.18 Power consumption

Table 28 provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

Value Conditions⁽¹⁾ **Symbol** C **Parameter** Unit Min Тур Max RUN mode maximum 140⁽³⁾ I_{DDMAX}⁽²⁾ CC D 115 mΑ average current 7 Т $f_{CPU} = 8 MHz$ Т $f_{CPU} = 16 MHz$ 18 RUN mode typical I_{DDRUN}⁽⁴⁾ CCT $f_{CPU} = 32 \text{ MHz}$ 29 mΑ average current⁽⁵⁾ Р 40 100 f_{CPU} = 48 MHz Р f_{CPU} = 64 MHz 51 125 $T_A = 25 \, ^{\circ}C$ 8 15 Slow internal RC oscillator HALT mode current⁽⁶⁾ CC mΑ IDDHALT (128 kHz) running 14 $T_A = 125$ °C 25

Table 28. Power consumption on VDD_BV and VDD_HV

^{1.} V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

Table 31. Flash read access timing

Symb	ool	С	Parameter	Conditions ⁽¹⁾	Max	Unit
		Р		2 wait states	64	
f _{READ}	f _{READ} CC	С	Maximum frequency for Flash reading	1 wait state	40	MHz
		С		0 wait states	20	

^{1.} V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

3.19.2 Flash power supply DC characteristics

Table 32 shows the power supply DC characteristics on external supply.

Table 32. Flash memory power supply DC electrical characteristics

Symbol		С	Parameter	Conditions ⁽¹⁾	Value			Unit																						
Syllib	Symbol		r ai ainetei	Conditions	Min	Тур	Max	Oiiit																						
I _{FREAD}	I _{EREAD}	, D	7	_	,)				Sum of the current consumption on VDD_HV and VDD_BV on read	Code flash memory module read $f_{CPU} = 64 \text{ MHz}^{(3)}$		15	33	mA															
(2) - (CC	ט	access	Data flash memory module read f _{CPU} = 64 MHz ⁽³⁾	_	15	33	IIIA																							
(2)	CC	7	7		7	2	_					Sum of the current consumption on VDD_HV and VDD_BV on matrix	Program/Erase ongoing while reading code flash memory registers f _{CPU} = 64 MHz ⁽³⁾	_	15	33	mA													
I _{FMOD} ⁽²⁾ CC	ט	modification (program/erase)	Program/Erase ongoing while reading data flash memory registers f _{CPU} = 64 MHz ⁽³⁾		15	33	ША																							
	CC	7	_	, D	CC D	7	7			0	,	, [0	C D			0	20 0	20 0	20 0	20 0	20 0	20 0	20 0	Sum of the current consumption on	During code flash memory low- power mode	_	_	900	
I _{FLPW} CC	,C D	VDD_HV and VDD_BV	During data flash memory low- power mode	_	_	900	μA																							
1		00	00					0 5		5	Sum of the current consumption on	During code flash memory power-down mode		_	150															
I _{FPWD} CC	CC D	VDD_HV and VDD_BV	During data flash memory power-down mode		_	150	μΑ																							

^{1.} V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified



^{2.} This value is only relative to the actual duration of the read cycle

^{3.} f_{CPU} 64 MHz can be achieved only at up to 105 °C

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; furthermore, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: being C_S and C_{p2} substantially two switched capacitances, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with $C_S + C_{p2}$ equal to 3 pF, a resistance of 330 k Ω is obtained ($R_{EQ} = 1 / (f_c \times (C_S + C_{p2}))$), where f_c represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on $C_S + C_{p2}$) and the sum of $R_S + R_F$, the external circuit must be designed to respect the *Equation 4*:

Equation 4

$$V_A \bullet \frac{R_S + R_F}{R_{EO}} < \frac{1}{2}LSB$$


Equation 4 generates a constraint for external network design, in particular on a resistive path.



EXTERNAL CIRCUIT INTERNAL CIRCUIT SCHEME Channel Sampling Selection Filter Source **Current Limiter** Δ 11 11 п R_S: Source impedance R_F: Filter resistance C_F: Filter capacitance R_L: Current limiter resistance R_{SW1}: Channel selection switch impedance R_{AD}: Sampling switch impedance C_P: Pin capacitance (two contributions, C_{P1} and C_{P2}) C_S: Sampling capacitance

Figure 19. Input equivalent circuit (precise channels)

Figure 20. Input equivalent circuit (extended channels)



Value Uni Conditions⁽¹⁾ **Symbol** C **Parameter** t Min Typ Max Current $V_{DD} =$ -5 5 injection on $3.3 \text{ V} \pm 10\%$ S one ADC input, Input current Injection mΑ I_{INJ} R different from $V_{DD} =$ -5 5 the converted 5.0 V ± 10% one С Absolute value for Т | INL | No overload 0.5 1.5 LSB С integral non-linearity С Absolute differential | DNL | Τ No overload 0.5 1.0 LSB С non-linearity С $|E_0|$ Τ Absolute offset error 0.5 LSB С С $|E_G|$ Т Absolute gain error 0.6 LSB С Ρ Total unadjusted Without current injection -2 0.6 2 error⁽⁷⁾ for precise С TUEp LSB С channels, input only Т With current injection -33 Total unadjusted 1 Τ Without current injection -3 3 С error⁽⁷⁾ for extended **TUEx** LSB С Т -4 4 channel With current injection

Table 45. ADC conversion characteristics (continued)

3.27 On-chip peripherals

3.27.1 Current consumption



^{1.} V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

^{2.} Analog and digital V_{SS} must be common (to be tied together externally).

V_{AINX} may exceed V_{SS_ADC} and V_{DD_ADC} limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0x3FF.

^{4.} Duty cycle is ensured by using system clock without prescaling. When ADCLKSEL = 0, the duty cycle is ensured by internal divider by 2.

During the sampling time the input capacitance C_S can be charged/discharged by the external source. The internal
resistance of the analog source must allow the capacitance to reach its final voltage level within t_s. After the end of the
sampling time t_s, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_s
depend on programming.

^{6.} This parameter does not include the sampling time t_s, but only the time for determining the digital result and the time to load the result's register with the conversion result.

^{7.} Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

3.27.4 JTAG characteristics

Table 49. JTAG characteristics

No	No. Symbol		_	Parameter		l lmit		
NO.			С		Min	Тур	Max	Unit
1	t _{JCYC}	CC	D	TCK cycle time	64	_	_	ns
2	t _{TDIS}	СС	D	TDI setup time	15	_	_	ns
3	t _{TDIH}	СС	D	TDI hold time	5	_	_	ns
4	t _{TMSS}	СС	D	TMS setup time	15	_	_	ns
5	t _{TMSH}	СС	D	TMS hold time	5	_	_	ns
6	t _{TDOV}	СС	D	TCK low to TDO valid	_	_	33	ns
7	t _{TDOI}	СС	D	TCK low to TDO invalid	6			ns

Figure 33. Timing diagram – JTAG boundary scan




Table 55. Document revision history (continued)

Date	Revision	Changes		
18-Jan-2013	Revision 11	In the cover feature list, replaced "System watchdog timer" with "Software watchdog timer" Table 3 (SPC560B40x/50x and SPC560C40x/50x series block summary), replaced "System watchdog timer" with "Software watchdog timer" and specified AUTOSAR (Automotive Open System Architecture) Table 6 (Functional port pin descriptions), replaced VDD with VDD_HV Figure 9 (Voltage regulator capacitance connection), updated pin name apperence Renamed Figure 10 (VDD_HV and VDD_BV maximum slope) (was "VDD and VDD_BV maximum slope") and replaced VDD_HV(MIN) with VPORH(MAX) Renamed Figure 11 (VDD_HV and VDD_BV supply constraints during STANDBY mode exit) (was "VDD and VDD_BV supply constraints during STANDBY mode exit) (was "VDD and VDD_BV supply constraints during STANDBY mode exit) (was "VDD and VDD_BV supply constraints during STANDBY mode exit) Table 13 (Recommended operating conditions (3.3 V)), added minimum value of TVDD and footnote about it. Section 3.17.1, Voltage regulator electrical characteristics: replaced "Slew rate of VDD/VDD_BV" with "slew rate of both VDD_HV and VDD_BV" replaced "When STANDBY mode is used, further constraints apply to the VDD/VDD_BV in order to guarantee correct regulator functionality during STANDBY exit." with "When STANDBY mode is used, further constraints are applied to the both VDD_HV and VDD_BV in order to guarantee correct regulator function during STANDBY exit." Table 28 (Power consumption on VDD_BV and VDD_HV), updated footnotes of IDDMAX and IDDRUN stating that both currents are drawn only from the VDD_BV in Table 32 (Flash memory power supply DC electrical characteristics), in the paremeter column replaced VDD_BV, VDD_HV and VDD_HV, and VDD_BV, and VDD_BV, VDD_HV. Table 46 (On-chip peripherals current consumption), in the paremeter column replaced VDD_BV, VDD_HV and VDD_HV_ADC Updated Section 3.26.2, Input impedance and ADC accuracy Table 47 (DSPI characteristics), modified symbol for tpcSC and tpaSC		
18-Sep-2013	12	Updated Disclaimer.		
03-Feb-2015	13	In <i>Table 2: SPC560B40x/50x and SPC560C40x/50x device comparison</i> : – changed the MPC5604BxLH entry for CAN (FlexCAN) from 3 ⁷ to 2 ⁶ . – updated tablenote 7. In <i>Table 14: Recommended operating conditions (5.0 V)</i> , updated tablenote 5 to: "1 μF (electrolithic/tantalum) + 47 nF (ceramic) capacitance needs to be provided between V _{DD_ADC} /V _{SS_ADC} pair. Another ceramic cap of 10nF with low inductance package can be added". In <i>Section 3.17.2: Low voltage detector electrical characteristics</i> , added a note on LVHVD5 detector. In <i>Section 5: Ordering information</i> , added a note: "Not all options are available on all devices".		

