





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, I ² C, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	79
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560b40l3c4e0x

3 Package pinouts and signal descriptions

3.1 Package pinouts

The available LQFP pinouts and the LBGA208 ballmap are provided in the following figures. For pin signal descriptions, please refer to the device reference manual (RM0017).

Figure 2. LQFP 64-pin configuration^(a)



a. All LQFP64 information is indicative and must be confirmed during silicon validation.






Figure 3. LQFP 100-pin configuration

57

3.5 System pins

The system pins are listed in *Table 5*.

Table 5. System pin descriptions

					ı	Pin nu	ımbe	r
System pin	Function		Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 ⁽¹⁾
RESET	Bidirectional reset with Schmitt-Trigger characteristics and noise filter.	I/O	М	Input, weak pull-up only after PHASE2	9	17	21	J1
EXTAL	Analog output of the oscillator amplifier circuit, when the oscillator is not in bypass mode. Analog input for the clock generator when the oscillator is in bypass mode. (2)	I/O	Х	Tristate	27	36	50	N8
XTAL	Analog input of the oscillator amplifier circuit. Needs to be grounded if oscillator is used in bypass mode. (2)	I	Х	Tristate	25	34	48	P8

^{1.} LBGA208 available only as development package for Nexus2+

3.6 Functional ports

The functional port pins are listed in Table 6.

57

^{2.} See the relevant section of the datasheet

c. All medium and fast pads are in slow configuration by default at reset and can be configured as fast or medium (see PCR.SRC in section Pad Configuration Registers (PCR0–PCR122) in the device reference manual).

Table 6. Functional port pin descriptions (continued)

			able 6. I unctiona			•	•	,	Pin nu	umber	
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 ⁽³⁾
PC[15]	PCR[47]	AF0 AF1 AF2 AF3	GPIO[47] E0UC[15] CS0_2 —	SIUL eMIOS_0 DSPI_2 —	I/O I/O I/O	M	Tristate		4	4	D3
PD[0]	PCR[48]	AF0 AF1 AF2 AF3 —	GPIO[48] — — — GPI[4]	SIUL — — — ADC		I	Tristate	_	41	63	P12
PD[1]	PCR[49]	AF0 AF1 AF2 AF3	GPIO[49] — — — — GPI[5]	SIUL ADC	 - - - 	I	Tristate	_	42	64	T12
PD[2]	PCR[50]	AF0 AF1 AF2 AF3	GPIO[50] — — — — GPI[6]	SIUL ADC	 - - - 	I	Tristate		43	65	R12
PD[3]	PCR[51]	AF0 AF1 AF2 AF3 —	GPIO[51] — — — — GPI[7]	SIUL ADC	 - - - 	1	Tristate	ı	44	66	P13
PD[4]	PCR[52]	AF0 AF1 AF2 AF3 —	GPIO[52] — — — GPI[8]	SIUL - - ADC	 - - -	I	Tristate	1	45	67	R13
PD[5]	PCR[53]	AF0 AF1 AF2 AF3	GPIO[53] — — — — GPI[9]	SIUL ADC	 - - - 	I	Tristate	_	46	68	T13

Table 6. Functional port pin descriptions (continued)

			able 6. Functiona			.,	(0011111	,	Pin nu	ımber	
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 ⁽³⁾
PD[6]	PCR[54]	AF0 AF1 AF2 AF3	GPIO[54] — — — — GPI[10]	SIUL — — — ADC	 - - -	-	Tristate	_	47	69	T14
PD[7]	PCR[55]	AF0 AF1 AF2 AF3	GPIO[55] — — — — GPI[11]	SIUL ADC	 - - - 	1	Tristate	_	48	70	R14
PD[8]	PCR[56]	AF0 AF1 AF2 AF3	GPIO[56] — — — — GPI[12]	SIUL ADC	 - - - 	1	Tristate	_	49	71	T15
PD[9]	PCR[57]	AF0 AF1 AF2 AF3	GPIO[57] — — — — GPI[13]	SIUL ADC	 - - - 	ı	Tristate	_	56	78	N15
PD[10]	PCR[58]	AF0 AF1 AF2 AF3	GPIO[58] — — — — GPI[14]	SIUL ADC	 - - -	ı	Tristate	_	57	79	N14
PD[11]	PCR[59]	AF0 AF1 AF2 AF3	GPIO[59] — — — — GPI[15]	SIUL ADC	 - - -	ı	Tristate	_	58	80	N16
PD[12] ⁽	PCR[60]	AF0 AF1 AF2 AF3	GPIO[60] CS5_0 E0UC[24] — ANS[4]	SIUL DSPI_0 eMIOS_0 — ADC	I/O O I/O — I	J	Tristate	_	60	82	M15



- 11. Available only on SPC560Cx versions and SPC560B50B2 devices
- 12. Not available on SPC560B40L3 and SPC560B40L5 devices
- 13. Not available in 100 LQFP package
- 14. Available only on SPC560B50B2 devices
- 15. Not available on SPC560B44L3 devices

3.7 Nexus 2+ pins

In the LBGA208 package, eight additional debug pins are available (see *Table 7*).

Pin number 1/0 **Function** Debug pin **Function** Pad type **LQFP LQFP LBGA** direction after reset 208⁽¹⁾ 100 144 **MCKO** Message clock out 0 F T4 MD₀₀ Message data out 0 0 Μ H15 MDO₁ Message data out 1 0 Μ H16 MDO₂ Message data out 2 0 H14 M MDO3 0 H13 Message data out 3 М **EVTI** Event in ı Pull-up K1 M **EVTO** Event out 0 14 NΛ **MSEO** G16 Message start/end out 0 M

Table 7. Nexus 2+ pin descriptions

3.8 Electrical characteristics

3.9 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid applying any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level (V_{DD} or V_{SS}). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.



^{1.} LBGA208 available only as development package for Nexus2+.

Cumbal		Parameter	Conditions	Va	Unit	
Symbol		Parameter	Min Max			
I _{INJPAD}	SR	Injected input current on any pin during overload condition	_	-5	5	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	_	-50	50	ША
TV _{DD}	SR	V _{DD} slope to ensure correct power up ⁽⁶⁾	_	3.0 ⁽⁷⁾	250 x 10 ³ (0.25 [V/µs])	V/s

Table 14. Recommended operating conditions (5.0 V) (continued)

- 1. 100 nF capacitance needs to be provided between each V_{DD}/V_{SS} pair.
- 2. Full device operation is guaranteed by design when the voltage drops below 4.5 V down to 3.0 V. However, certain analog electrical characteristics will not be guaranteed to stay within the stated limits.
- 3. 330 nF capacitance needs to be provided between each V_{DD_LV}/V_{SS_LV} supply pair.
- 100 nF capacitance needs to be provided between V_{DD_BV} and the nearest V_{SS_LV} (higher value may be needed depending on external regulator characteristics).
- 1 μF (electrolithic/tantalum) + 47 nF (ceramic) capacitance needs to be provided between V_{DD_ADC}/V_{SS_ADC} pair. Another ceramic cap of 10 nF with low inductance package can be added.
- 6. Guaranteed by device validation.
- Minimum value of TV_{DD} must be guaranteed until V_{DD} reaches 2.6 V (maximum value of V_{PORH}).

Note: RAM data retention is guaranteed with $V_{DD\ LV}$ not below 1.08 V.

3.14 Thermal characteristics

3.14.1 Package thermal characteristics

Table 15. LQFP thermal characteristics⁽¹⁾

Syn	nbol	С	Parameter	Conditions ⁽²⁾	Pin count	Value	Unit
					64	60	
				Single-layer board - 1s	100	64	
Ь	СС	D	Thermal resistance, junction-to-		144	64	°C/W
$R_{\theta JA}$	CC	D	ambient natural convection ⁽³⁾		64	42	C/VV
				Four-layer board - 2s2p	100	51	
					144	49	
					64	24	
				Single-layer board - 1s	100	36	
B	R _{θJB} CC D		Thermal resistance, junction-to-		144	37	°C/W
K _θ JB			board ⁽⁴⁾		64	24	C/VV
			Į.	Four-layer board - 2s2p	100	34	
					144	35	



Table 18. SLOW configuration output buffer electrical characteristics (continued)

Sum	Symbol C Parameter		Parameter		Conditions ⁽¹⁾			Unit	
Sylli				Conditions	Min	Тур	Max	Offic	
		Р			$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	_	_	0.1V _{DD}	
V _{OL}	СС	С	Output low level SLOW configuration	Push Pull	$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^{(2)}$	_	_	0.1V _{DD}	V
		С			$I_{OL} = 1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ (recommended)	_	_	0.5	

^{1.} V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

Table 19. MEDIUM configuration output buffer electrical characteristics

Comme		•	Davamatar	_	Conditions ⁽¹⁾	\		Unit	
Sym	IDOI	C	Parameter		Conditions	Min	Тур	Max	Unit
		С			$I_{OH} = -3.8 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	0.8V _{DD}	_	_	
		Р			I_{OH} = -2 mA, V_{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	0.8V _{DD}	_	_	
V _{OH}	СС		MEDIUM configuration	Push Pull	$I_{OH} = -1 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^{(2)}$	0.8V _{DD}	_	_	V
		С			$I_{OH} = -1$ mA, $V_{DD} = 3.3$ V ± 10%, PAD3V5V = 1 (recommended)	V _{DD} -0.8	_	_	
		С			$I_{OH} = -100 \mu A,$ $V_{DD} = 5.0 V \pm 10\%, PAD3V5V = 0$	0.8V _{DD}	_	_	
		С			$I_{OL} = 3.8 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	_	_	0.2V _{DD}	
		Р			$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	_	_	0.1V _{DD}	
V _{OL}	oL CC C	С	Output low level MEDIUM configuration	Push Pull	$I_{OL} = 1 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^{(2)}$	_	_	0.1V _{DD}	V
		С			$I_{OL} = 1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ (recommended)	_	_	0.5	
		С			$I_{OL} = 100 \mu A,$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	_	_	0.1V _{DD}	

^{1.} V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified



^{2.} The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Table 23. I/O consumption

Sumbo		_	Darameter	Condit	:ana(1)		Value		l lmit
Symbo	ı	С	Parameter	Condit	ions	Min	Тур	Max	Unit
I _{SWTSLW}	СС	D	Dynamic I/O current for	C 25 pC	$V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	_	_	20	m ^
(2)	CC	U	SLOW configuration	C _L = 25 pF	$V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1	_	_	16	mA
I _{SWTMED} ⁽²	СС	0	Dynamic I/O current for	C ₁ = 25 pF	$V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	_	_	29	mA
)		D	MEDIUM configuration	O _L = 25 μr	$V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1		_	17	IIIA
I _{SWTFST} ⁽²⁾	CC	D	Dynamic I/O current for	C _I = 25 pF	$V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0			110	mA.
SWIFST	00		FAST configuration	O _L = 20 βi	$V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1		_	50	IIIA
				C _L = 25 pF, 2 MHz		_	_	2.3	
				C _L = 25 pF, 4 MHz	$V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	_	_	3.2	
Invocent C	CC	ח	Root mean square I/O current for SLOW	C _L = 100 pF, 2 MHz		_	_	6.6	mA
I _{RMSSLW}	CC		configuration	C _L = 25 pF, 2 MHz		_	_	1.6	
				C _L = 25 pF, 4 MHz	$V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1	_	_	2.3	
				C _L = 100 pF, 2 MHz		_	_	4.7	
				C _L = 25 pF, 13 MHz		_	_	6.6	
				C _L = 25 pF, 40 MHz	$V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	1	_	13.4	
l	CC	ח	Root mean square I/O current for MEDIUM	C _L = 100 pF, 13 MHz				18.3	mA
I _{RMSMED}	CC		configuration	C _L = 25 pF, 13 MHz	.,	1	_	5	ША
				C _L = 25 pF, 40 MHz	$V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1	1	_	8.5	
				C _L = 100 pF, 13 MHz				11	
				C _L = 25 pF, 40 MHz		1	_	22	
				C _L = 25 pF, 64 MHz	$V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	1	_	33	
I _{RMSFST} CC		ח	Root mean square I/O current for FAST	C _L = 100 pF, 40 MHz		1	_	56	mA
			configuration	C _L = 25 pF, 40 MHz		1	_	14	
				C _L = 25 pF, 64 MHz	$V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1	1	_	20]
				C _L = 100 pF, 40 MHz		_	_	35	
_	C C	_	Sum of all the static I/O	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$		_	_	70	^
I _{AVGSEG}	SK	טן	current within a supply segment	$V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ P/}$	AD3V5V = 1	_	_	65	mA

^{1.} V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to125 °C, unless otherwise specified

Table 24 provides the weight of concurrent switching I/Os.



^{2.} Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

Table 24. I/O weight⁽¹⁾ (continued)

0					LQFP144/	LQFP100		LQFP64 ⁽²⁾					
Sup	ply seg	ment	Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weig	ht 5 V	Weigh	t 3.3 V		
LQFP 144	LQFP 100	LQFP 64		SRC ⁽³⁾ =	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1		
	_	_	PG[9]	9%	_	10%	_	_	_	_	_		
	_	_	PG[8]	9%	_	11%	_	_	_	_	_		
	1	_	PC[11]	9%	_	11%	_	_	_	_	_		
	'	1	PC[10]	9%	13%	11%	12%	9%	13%	11%	12%		
	_	_	PG[7]	10%	14%	11%	12%	_	_	_	_		
	_	_	PG[6]	10%	14%	12%	12%	_	_	_	_		
	1	1	PB[0]	10%	14%	12%	12%	10%	14%	12%	12%		
	'	'	PB[1]	10%	_	12%	_	10%	_	12%	_		
	_	_	PF[9]	10%	_	12%	_	_	_	_	_		
	_	_	PF[8]	10%	15%	12%	13%	_	_	_	_		
1	_	_	PF[12]	10%	15%	12%	13%	_	_	_	_		
	1	1	PC[6]	10%	_	12%	_	10%	_	12%	_		
	'	'	PC[7]	10%	_	12%	_	10%	_	12%	_		
	_	_	PF[10]	10%	14%	12%	12%	_	_	_	_		
	_	_	PF[11]	10%	_	11%	_	_	_	_	_		
	1	1	PA[15]	9%	12%	10%	11%	9%	12%	10%	11%		
	_	_	PF[13]	8%	_	10%	_	_	_	_	_		
			PA[14]	8%	11%	9%	10%	8%	11%	9%	10%		
			PA[4]	8%	_	9%	_	8%	_	9%	_		
	1	1	PA[13]	7%	10%	9%	9%	7%	10%	9%	9%		
			PA[12]	7%	_	8%	_	7%	_	8%	_		

Table 24. I/O weight⁽¹⁾ (continued)

C					LQFP144/			LQFP64 ⁽²⁾				
Sup	ply seg	ment	Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weigl	ht 5 V	Weight 3.3 V		
LQFP 144	LQFP 100	LQFP 64		SRC ⁽³⁾ = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	
			PA[5]	5%	7%	6%	6%	6%	8%	7%	7%	
3	3	2	PA[6]	5%	_	6%	_	5%	_	6%	_	
3	3	2	PH[10]	4%	6%	5%	5%	5%	7%	6%	6%	
			PC[1]	5%	_	5%	_	5%	_	5%	_	
		3	PC[0]	6%	9%	7%	8%	6%	9%	7%	8%	
		3	PH[9]	7	7	8	8	7	7	8	8	
		_	PE[2]	7%	10%	9%	9%	_	_	_	_	
	4	_	PE[3]	8%	11%	9%	9%	_	_	_	_	
	4	3	PC[5]	8%	11%	9%	10%	8%	11%	9%	10%	
		3	PC[4]	8%	12%	10%	10%	8%	12%	10%	10%	
		_	PE[4]	8%	12%	10%	11%	_	_	_	_	
		_	PE[5]	9%	12%	10%	11%	_	_	_	_	
	_	_	PH[4]	9%	13%	11%	11%	_	_	_	_	
4	_	_	PH[5]	9%	_	11%	_	_	_	_	_	
	_	_	PH[6]	9%	13%	11%	12%	_	_	_	_	
	_	_	PH[7]	9%	13%	11%	12%	_	_	_	_	
	_	_	PH[8]	10%	14%	11%	12%	_	_	_	_	
		_	PE[6]	10%	14%	12%	12%	_	_	_	_	
		_	PE[7]	10%	14%	12%	12%	_	_	_	_	
		_	PC[12]	10%	14%	12%	13%	_	_	_	_	
	4	_	PC[13]	10%	_	12%	_	_	_	_	_	
		•	PC[8]	10%	_	12%	_	10%	_	12%	_	
		3	PB[2]	10%	15%	12%	13%	10%	15%	12%	13%	

^{1.} V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to125 °C, unless otherwise specified

3.16 RESET electrical characteristics

The device implements a dedicated bidirectional RESET pin.

^{2.} All LQFP64 information is indicative and must be confirmed during silicon validation.

^{3.} SRC: "Slew Rate Control" bit in SIU_PCR

RESET

V_{IH}

V_{IL}

device reset forced by RESET

device start-up phase

Figure 7. Start-up reset requirements






Table 25. Reset electrical characteristics

Symb	ol.	С	Parameter	Conditions ⁽¹⁾		Value		Unit	
Syllib	OI .)	Farameter	Conditions	Min	Тур	Max		
V _{IH}	SR	Р	Input High Level CMOS (Schmitt Trigger)	_	0.65V _{DD}	_	V _{DD} +0.4	V	
V _{IL}	SR	Ρ	Input low Level CMOS (Schmitt Trigger)	_	-0.4		0.35V _{DD}	٧	




Figure 10. $V_{DD\ HV}$ and $V_{DD\ BV}$ maximum slope

When STANDBY mode is used, further constraints are applied to the both V_{DD_HV} and V_{DD_BV} in order to guarantee correct regulator function during STANDBY exit. This is described on *Figure 11*.

STANDBY regulator constraints should normally be guaranteed by implementing equivalent of CSTDBY capacitance on application board (capacitance and ESR typical values), but would actually depend on exact characteristics of application external regulator.




Figure 11. $V_{DD\ HV}$ and $V_{DD\ BV}$ supply constraints during STANDBY mode exit

577

released as soon as internal reset sequence is completed regardless of LVDHV5H threshold.

Value Conditions⁽¹⁾ **Symbol** С **Parameter** Unit Min Typ Max V_{PORUP} SR P Supply for functional POR module 1.0 5.5 T_A = 25 °C, 1.5 2.6 after trimming CC Power-on reset threshold V_{PORH} 1.5 2.6 CC T LVDHV3 low voltage detector high threshold 2.95 $V_{LVDHV3H}$ ٧ CC P LVDHV3 low voltage detector low threshold 2.9 VI VDHV3I 2.6 CC T LVDHV5 low voltage detector high threshold 4.5 $V_{LVDHV5H}$ CC P LVDHV5 low voltage detector low threshold 4.4 $V_{LVDHV5L}$ 3.8 CC P LVDLVCOR low voltage detector low threshold V_{LVDLVCORL} 1.08 1.16 LVDLVBKP low voltage detector low threshold V_{LVDLVBKPL} 1.08 1.16

Table 27. Low voltage detector electrical characteristics

3.18 Power consumption

Table 28 provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

Value Conditions⁽¹⁾ **Symbol** C **Parameter** Unit Min Тур Max RUN mode maximum 140⁽³⁾ I_{DDMAX}⁽²⁾ CC D 115 mΑ average current 7 Т $f_{CPU} = 8 MHz$ Т $f_{CPU} = 16 \text{ MHz}$ 18 RUN mode typical I_{DDRUN}⁽⁴⁾ CCT $f_{CPU} = 32 \text{ MHz}$ 29 mΑ average current⁽⁵⁾ Р 40 100 f_{CPU} = 48 MHz Р f_{CPU} = 64 MHz 51 125 $T_A = 25 \, ^{\circ}C$ 8 15 Slow internal RC oscillator HALT mode current⁽⁶⁾ CC mΑ IDDHALT (128 kHz) running 14 $T_A = 125 \, ^{\circ}C$ 25

Table 28. Power consumption on VDD_BV and VDD_HV

^{1.} V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

1.5

3.19.3 Start-up/Switch-off timings

Value С Conditions⁽¹⁾ **Symbol Parameter** Unit Min Max **Tvp** Code Flash 125 CC Delay for Flash module to exit reset mode T_{FLARSTEXIT} Data Flash 125 T Code Flash 0.5 Delay for Flash module to exit low-power CC **T_{FLALPEXIT}** Data Flash 0.5 Т Code Flash 30 Delay for Flash module to exit power-down CC **T_{FLAPDEXIT}** μs Data Flash 30 Т Code Flash 0.5 Delay for Flash module to enter low-power CC **T_{FLALPENTRY}** mode Data Flash 0.5 T Delay for Flash module to enter power-Code Flash 1.5 CC **T_{FLAPDENTRY}**

Table 33. Start-up time/Switch-off time

down mode

3.20 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

Data Flash

3.20.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

- Software recommendations: The software flowchart must include the management of runaway conditions such as:
 - Corrupted program counter
 - Unexpected reset
 - Critical data corruption (control registers...)
- Prequalification trials: Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note Software Techniques For Improving Microcontroller EMC Performance (AN1015)).



^{1.} $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40 \text{ to } 125 \,^{\circ}\text{C}$, unless otherwise specified




Figure 13. Crystal oscillator and resonator connection scheme

Table 37. Crystal description

Nominal frequency (MHz)	NDK crystal reference	Crystal equivalent series resistance ESR Ω	Crystal motional capacitance (C _m) fF	Crystal motional inductance (L _m) mH	Load on xtalin/xtalout C1 = C2 (pF) ⁽¹⁾	Shunt capacitance between xtalout and xtalin C0 ⁽²⁾ (pF)
4	NX8045GB	300	2.68	591.0	21	2.93
8		300	2.46	160.7	17	3.01
10		150	2.93	86.6	15	2.91
12	NX5032GA	120	3.11	56.5	15	2.93
16		120	3.90	25.3	10	3.00

^{1.} The values specified for C1 and C2 are the same as used in simulations. It should be ensured that the testing includes all the parasitics (from the board, probe, crystal, etc.) as the AC / transient behavior depends upon them.



^{2.} The value of C0 specified here includes 2 pF additional capacitance for parasitics (to be seen with bond-pads, package, etc.).

3.27.2 DSPI characteristics

Table 46. On-chip peripherals current consumption⁽¹⁾

Symbol		С	Parameter	Conditions		Conditions Typical value ⁽²⁾			
I _{DD_BV(CAN)} CC				Bitrate: 500 Kbyte/s	Total (static + dynamic) consumption:	8 * f _{periph} + 85			
		Т	CAN (FlexCAN) supply current on VDD_BV	Bitrate: 125 Kbyte/s	 FlexCAN in loop-back mode XTAL @ 8 MHz used as CAN engine clock source Message sending period is 580 µs 	8 * f _{periph} + 27	μА		
IDD DW-MIOC	СС	Т	eMIOS supply current on	Static consumption: - eMIOS channel Ol eMIOS supply current on Global prescaler e		29 * f _{periph}	μA		
I _{DD_BV(eMIOS)} CC		•	VDD_BV		nsumption: t change varying the (0.003 mA)	3	μπ		
I _{DD_BV(SCI)}	СС	Т	SCI (LINFlex) supply current on VDD_BV	Total (static + dynamic) consumption: - LIN mode - Baudrate: 20 Kbyte/s		- LIN mode 5 * f _{periph} + 3		5 * f _{periph} + 31	μА
				Ballast station	consumption (only clocked)	1			
I _{DD_BV(SPI)}	СС	Т	SPI (DSPI) supply current on VDD_BV	(continuous – Baudrate:	ion every 8 μs	16 * f _{periph}	μА		
I _{DD_BV(ADC)} CC			ADC supply current on VDD_BV	V _{DD} = 5.5 V	Ballast static consumption (no conversion)	41 * f _{periph}			
		CT			Ballast dynamic consumption (continuous conversion) ⁽³⁾	5 * f _{periph}	μА		
I _{DD_HV_ADC(ADC)} C		сс т	ADC gupply gurrent on	V _{DD} = 5.5 V	Analog static consumption (no conversion)	2 * f _{periph}			
	CC		- ADC supply current on VDD_HV_ADC		Analog dynamic consumption (continuous conversion)	75 * f _{periph} + 32	μA		
I _{DD_HV(FLASH)}	СС	Т	Code Flash + Data Flash supply current on VDD_HV	V _{DD} = 5.5 V	_	8.21	mA		
I _{DD_HV(PLL)}	СС	Т	PLL supply current on VDD_HV	V _{DD} = 5.5 V	_	30 * f _{periph}	μA		

^{1.} Operating conditions: $T_A = 25$ °C, $f_{periph} = 8$ MHz to 64 MHz



^{2.} f_{periph} is an absolute value.

3. During the conversion, the total current consumption is given from the sum of the static and dynamic consumption, i.e., (41 + 5) * f_{periph.}



Table 50. LQFP64 mechanical data (continued)

Symbol		mm		inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
D1	9.8	10	10.2	0.3858	0.3937	0.4016
D3	_	7.5	_	_	0.2953	_
E	11.8	12	12.2	0.4646	0.4724	0.4803
E1	9.8	10	10.2	0.3858	0.3937	0.4016
E3	_	7.5	_	_	0.2953	_
е	_	0.5	_	_	0.0197	_
L	0.45	0.6	0.75	0.0177	0.0236	0.0295
L1	_	1	_	_	0.0394	_
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc	_	_	0.08	_	_	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Table 55. Document revision history (continued)

Doto	Davisia:	Charges			
Date	Revision	Changes			
		Updated tables:			
		- "I/O input DC electrical characteristics"			
		- "I/O pull-up/pull-down DC electrical characteristics"			
		"SLOW configuration output buffer electrical characteristics"			
		"MEDIUM configuration output buffer electrical characteristics"			
		"FAST configuration output buffer electrical characteristics"			
		Added "Output pin transition times" section			
		Updated "I/O consumption" table			
		Updated "Start-up reset requirements" figure			
		Updated "Reset electrical characteristics" table			
		"Voltage regulator electrical characteristics" section:			
		 Amended description of LV_PLL 			
		"Voltage regulator capacitance connection" figure:			
	2 (continued)	 Exchanged position of symbols C_{DEC1} and C_{DEC2} 			
		Updated tables"			
		"Voltage regulator electrical characteristics"			
		"Low voltage monitor electrical characteristics"			
06-Mar-2009		"Low voltage power domain electrical characteristics"			
		Added "Low voltage monitor vs reset" figure			
		Updated "Flash memory electrical characteristics" section			
		Added "Electromagnetic compatibility (EMC) characteristics" section			
		Updated "Fast external crystal oscillator (4 to 16 MHz) electrical characteristics" section			
		Updated "Slow external crystal oscillator (32 kHz) electrical characteristics" section			
		Updated tables:			
		"FMPLL electrical characteristics"			
		"Fast internal RC oscillator (16 MHz) electrical characteristics"			
		- "Slow internal RC oscillator (128 kHz) electrical characteristics"			
		Added "On-chip peripherals" section			
		Added "ADC input leakage current" table			
		Updated "ADC conversion characteristics" table			
		Updated "ECOPACK®" section			
		Corrected inverted column headings for typical and minimum dimensions in "LQFP64 mechanical data" and "LQFP100 mechanical data" tables			
		Added "Abbrevation" appendix			
03-Jun-2009	3	Corrected "Commercial product code structure" figure			

