

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	123
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 36x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/spc560b40l5c6e0x">https://www.e-xfl.com/product-detail/stmicroelectronics/spc560b40l5c6e0x</a>

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	SPC560B40x/50x and SPC560C40x/50x device comparison . . . . .	9
Table 3.	SPC560B40x/50x and SPC560C40x/50x series block summary . . . . .	13
Table 4.	Voltage supply pin descriptions . . . . .	19
Table 5.	System pin descriptions . . . . .	20
Table 6.	Functional port pin descriptions . . . . .	21
Table 7.	Nexus 2+ pin descriptions . . . . .	39
Table 8.	Parameter classifications . . . . .	40
Table 9.	PAD3V5V field description . . . . .	40
Table 10.	OSCILLATOR_MARGIN field description . . . . .	41
Table 11.	WATCHDOG_EN field description . . . . .	41
Table 12.	Absolute maximum ratings . . . . .	41
Table 13.	Recommended operating conditions (3.3 V) . . . . .	42
Table 14.	Recommended operating conditions (5.0 V) . . . . .	43
Table 15.	LQFP thermal characteristics . . . . .	44
Table 16.	I/O input DC electrical characteristics . . . . .	47
Table 17.	I/O pull-up/pull-down DC electrical characteristics . . . . .	48
Table 18.	SLOW configuration output buffer electrical characteristics . . . . .	48
Table 19.	MEDIUM configuration output buffer electrical characteristics . . . . .	49
Table 20.	FAST configuration output buffer electrical characteristics . . . . .	50
Table 21.	Output pin transition times . . . . .	50
Table 22.	I/O supply segment . . . . .	51
Table 23.	I/O consumption . . . . .	52
Table 24.	I/O weight . . . . .	53
Table 25.	Reset electrical characteristics . . . . .	58
Table 26.	Voltage regulator electrical characteristics . . . . .	63
Table 27.	Low voltage detector electrical characteristics . . . . .	66
Table 28.	Power consumption on VDD_BV and VDD_HV . . . . .	66
Table 29.	Program and erase specifications . . . . .	68
Table 30.	Flash module life . . . . .	68
Table 31.	Flash read access timing . . . . .	69
Table 32.	Flash memory power supply DC electrical characteristics . . . . .	69
Table 33.	Start-up time/Switch-off time . . . . .	70
Table 34.	EMI radiated emission measurement . . . . .	71
Table 35.	ESD absolute maximum ratings . . . . .	71
Table 36.	Latch-up results . . . . .	72
Table 37.	Crystal description . . . . .	73
Table 38.	Fast external crystal oscillator (4 to 16 MHz) electrical characteristics . . . . .	74
Table 39.	Crystal motional characteristics . . . . .	76
Table 40.	Slow external crystal oscillator (32 kHz) electrical characteristics . . . . .	77
Table 41.	FMPPLL electrical characteristics . . . . .	77
Table 42.	Fast internal RC oscillator (16 MHz) electrical characteristics . . . . .	78
Table 43.	Slow internal RC oscillator (128 kHz) electrical characteristics . . . . .	79
Table 44.	ADC input leakage current . . . . .	85
Table 45.	ADC conversion characteristics . . . . .	86
Table 46.	On-chip peripherals current consumption . . . . .	88
Table 47.	DSPI characteristics . . . . .	90
Table 48.	Nexus characteristics . . . . .	96

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	Pin number			
								LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PC[2]	PCR[34]	AF0 AF1 AF2 AF3 —	GPIO[34] SCK_1 CAN4TX <sup>(11)</sup> — EIRQ[5]	SIUL DSPI_1 FlexCAN_4 — SIUL	I/O I/O O — I	M	Tristate	50	78	117	A11
PC[3]	PCR[35]	AF0 AF1 AF2 AF3 — — —	GPIO[35] CS0_1 MA[0] — CAN1RX CAN4RX <sup>(11)</sup> EIRQ[6]	SIUL DSPI_1 ADC — FlexCAN_1 FlexCAN_4 SIUL	I/O I/O O — I I	S	Tristate	49	77	116	B11
PC[4]	PCR[36]	AF0 AF1 AF2 AF3 — —	GPIO[36] — — — SIN_1 CAN3RX <sup>(11)</sup>	SIUL — — — DSPI_1 FlexCAN_3	I/O — — — — I	M	Tristate	62	92	131	B7
PC[5]	PCR[37]	AF0 AF1 AF2 AF3 —	GPIO[37] SOUT_1 CAN3TX <sup>(11)</sup> — EIRQ[7]	SIUL DSPI1 FlexCAN_3 — SIUL	I/O O O — I	M	Tristate	61	91	130	A7
PC[6]	PCR[38]	AF0 AF1 AF2 AF3 —	GPIO[38] LIN1TX — —	SIUL LINFlex_1 — —	I/O O — —	S	Tristate	16	25	36	R2
PC[7]	PCR[39]	AF0 AF1 AF2 AF3 — —	GPIO[39] — — — LIN1RX WKPU[12] <sup>(4)</sup>	SIUL — — — LINFlex_1 WKPU	I/O — — — I I	S	Tristate	17	26	37	P3

**Table 6. Functional port pin descriptions (continued)**

Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	Pin number			
								LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PG[15]	PCR[111]	AF0 AF1 AF2 AF3	GPIO[111] E1UC[1] — —	SIUL eMIOS_1 — —	I/O I/O — —	M	Tristate	—	—	111	B13
PH[0]	PCR[112]	AF0 AF1 AF2 AF3 —	GPIO[112] E1UC[2] — — SIN1	SIUL eMIOS_1 — — DSPI_1	I/O I/O — — I	M	Tristate	—	—	93	F13
PH[1]	PCR[113]	AF0 AF1 AF2 AF3	GPIO[113] E1UC[3] SOUT1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O O —	M	Tristate	—	—	94	F14
PH[2]	PCR[114]	AF0 AF1 AF2 AF3	GPIO[114] E1UC[4] SCK_1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O I/O —	M	Tristate	—	—	95	F16
PH[3]	PCR[115]	AF0 AF1 AF2 AF3	GPIO[115] E1UC[5] CS0_1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O I/O —	M	Tristate	—	—	96	F15
PH[4]	PCR[116]	AF0 AF1 AF2 AF3	GPIO[116] E1UC[6] — —	SIUL eMIOS_1 — —	I/O I/O — —	M	Tristate	—	—	134	A6
PH[5]	PCR[117]	AF0 AF1 AF2 AF3	GPIO[117] E1UC[7] — —	SIUL eMIOS_1 — —	I/O I/O — —	S	Tristate	—	—	135	B6
PH[6]	PCR[118]	AF0 AF1 AF2 AF3	GPIO[118] E1UC[8] — MA[2]	SIUL eMIOS_1 — ADC	I/O I/O — O	M	Tristate	—	—	136	D5

11. Available only on SPC560Cx versions and SPC560B50B2 devices
12. Not available on SPC560B40L3 and SPC560B40L5 devices
13. Not available in 100 LQFP package
14. Available only on SPC560B50B2 devices
15. Not available on SPC560B44L3 devices

### 3.7 Nexus 2+ pins

In the LBGA208 package, eight additional debug pins are available (see [Table 7](#)).

**Table 7. Nexus 2+ pin descriptions**

Debug pin	Function	I/O direction	Pad type	Function after reset	Pin number		
					LQFP 100	LQFP 144	LBGA 208 <sup>(1)</sup>
MCKO	Message clock out	O	F	—	—	—	T4
MDO0	Message data out 0	O	M	—	—	—	H15
MDO1	Message data out 1	O	M	—	—	—	H16
MDO2	Message data out 2	O	M	—	—	—	H14
MDO3	Message data out 3	O	M	—	—	—	H13
EVTI	Event in	I	M	Pull-up	—	—	K1
EVTO	Event out	O	M	—	—	—	L4
MSEO	Message start/end out	O	M	—	—	—	G16

1. LBGA208 available only as development package for Nexus2+.

### 3.8 Electrical characteristics

#### 3.9 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid applying any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level ( $V_{DD}$  or  $V_{SS}$ ). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol “CC” for Controller Characteristics is included in the Symbol column.

### 3.11.2 NVUSRO[OSCILLATOR\_MARGIN] field description

The fast external crystal oscillator consumption is dependent on the OSCILLATOR\_MARGIN bit value. [Table 10](#) shows how NVUSRO[OSCILLATOR\_MARGIN] controls the device configuration.

**Table 10. OSCILLATOR\_MARGIN field description**

Value <sup>(1)</sup>	Description
0	Low consumption configuration (4 MHz/8 MHz)
1	High margin configuration (4 MHz/16 MHz)

1. Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

### 3.11.3 NVUSRO[WATCHDOG\_EN] field description

The watchdog enable/disable configuration after reset is dependent on the WATCHDOG\_EN bit value. [Table 11](#) shows how NVUSRO[WATCHDOG\_EN] controls the device configuration.

**Table 11. WATCHDOG\_EN field description**

Value <sup>(1)</sup>	Description
0	Disable after reset
1	Enable after reset

1. Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

## 3.12 Absolute maximum ratings

**Table 12. Absolute maximum ratings**

Symbol	Parameter	Conditions	Value		Unit
			Min	Max	
V <sub>SS</sub>	SR	Digital ground on VSS_HV pins	—	0	0
V <sub>DD</sub>	SR	Voltage on VDD_HV pins with respect to ground (V <sub>SS</sub> )	—	-0.3	6.0
V <sub>SS_LV</sub>	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V <sub>SS</sub> )	—	V <sub>SS</sub> -0.1	V <sub>SS</sub> +0.1
V <sub>DD_BV</sub>	SR	Voltage on VDD_BV pin (regulator supply) with respect to ground (V <sub>SS</sub> )	—	-0.3	6.0
			Relative to V <sub>DD</sub>	-0.3	V <sub>DD</sub> +0.3
V <sub>SS_ADC</sub>	SR	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V <sub>SS</sub> )	—	V <sub>SS</sub> -0.1	V <sub>SS</sub> +0.1
V <sub>DD_ADC</sub>	SR	Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V <sub>SS</sub> )	—	-0.3	6.0
			Relative to V <sub>DD</sub>	V <sub>DD</sub> -0.3	V <sub>DD</sub> +0.3

Table 12. Absolute maximum ratings (continued)

Symbol	Parameter	Conditions	Value		Unit
			Min	Max	
$V_{IN}$	SR	Voltage on any GPIO pin with respect to ground ( $V_{SS}$ )	—	-0.3	6.0
			Relative to $V_{DD}$	—	$V_{DD}+0.3$
$I_{INJPAD}$	SR	Injected input current on any pin during overload condition	—	-10	10
$I_{INJSUM}$	SR	Absolute sum of all injected input currents during overload condition	—	-50	50
$I_{AVGSEG}$	SR	Sum of all the static I/O current within a supply segment	$V_{DD} = 5.0 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 0$	—	70
			$V_{DD} = 3.3 \text{ V} \pm 10\%$ , $\text{PAD3V5V} = 1$	—	64
$I_{CORELV}$	SR	Low voltage static current sink through $V_{DD\_BV}$	—	—	150
$T_{STORAGE}$	SR	Storage temperature	—	-55	150
					°C

Note: Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ( $V_{IN} > V_{DD}$  or  $V_{IN} < V_{SS}$ ), the voltage on pins with respect to ground ( $V_{SS}$ ) must not exceed the recommended values.

### 3.13 Recommended operating conditions

Table 13. Recommended operating conditions (3.3 V)

Symbol	Parameter	Conditions	Value		Unit
			Min	Max	
$V_{SS}$	SR	Digital ground on $V_{SS\_HV}$ pins	—	0	0
$V_{DD}^{(1)}$	SR	Voltage on $V_{DD\_HV}$ pins with respect to ground ( $V_{SS}$ )	—	3.0	3.6
$V_{SS\_LV}^{(2)}$	SR	Voltage on $V_{SS\_LV}$ (low voltage digital supply) pins with respect to ground ( $V_{SS}$ )	—	$V_{SS}-0.1$	$V_{SS}+0.1$
$V_{DD\_BV}^{(3)}$	SR	Voltage on $V_{DD\_BV}$ pin (regulator supply) with respect to ground ( $V_{SS}$ )	—	3.0	3.6
			Relative to $V_{DD}$	$V_{DD}-0.1$	$V_{DD}+0.1$
$V_{SS\_ADC}$	SR	Voltage on $V_{SS\_HV\_ADC}$ (ADC reference) pin with respect to ground ( $V_{SS}$ )	—	$V_{SS}-0.1$	$V_{SS}+0.1$
$V_{DD\_ADC}^{(4)}$	SR	Voltage on $V_{DD\_HV\_ADC}$ pin (ADC reference) with respect to ground ( $V_{SS}$ )	—	$3.0^{(5)}$	3.6
			Relative to $V_{DD}$	$V_{DD}-0.1$	$V_{DD}+0.1$

**Table 15. LQFP thermal characteristics<sup>(1)</sup> (continued)**

Symbol	C	Parameter	Conditions <sup>(2)</sup>	Pin count	Value	Unit
$R_{\theta JC}$	CC	Thermal resistance, junction-to-case <sup>(5)</sup>	Single-layer board - 1s	64	11	°C/W
				100	22	
				144	22	
			Four-layer board - 2s2p	64	11	
				100	22	
				144	22	
$\Psi_{JB}$	CC	Junction-to-board thermal characterization parameter, natural convection	Single-layer board - 1s	64	TBD	°C/W
				100	33	
				144	34	
			Four-layer board - 2s2p	64	TBD	
				100	34	
				144	35	
$\Psi_{JC}$	CC	Junction-to-case thermal characterization parameter, natural convection	Single-layer board - 1s	64	TBD	°C/W
				100	9	
				144	10	
			Four-layer board - 2s2p	64	TBD	
				100	9	
				144	10	

1. Thermal characteristics are based on simulation.
2.  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40 \text{ to } 125 \text{ }^\circ\text{C}$
3. Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.
4. Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.
5. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

### 3.14.2 Power considerations

The average chip-junction temperature,  $T_J$ , in degrees Celsius, may be calculated using [Equation 1](#):

$$\text{Equation 1 } T_J = T_A + (P_D \times R_{\theta JA})$$

Where:

$T_A$  is the ambient temperature in  $^\circ\text{C}$ .

$R_{\theta JA}$  is the package junction-to-ambient thermal resistance, in  $^\circ\text{C}/\text{W}$ .

$P_D$  is the sum of  $P_{INT}$  and  $P_{I/O}$  ( $P_D = P_{INT} + P_{I/O}$ ).

$P_{INT}$  is the product of  $I_{DD}$  and  $V_{DD}$ , expressed in watts. This is the chip internal power.

$P_{I/O}$  represents the power dissipation on input and output pins; user determined.

Table 24. I/O weight<sup>(1)</sup> (continued)

Supply segment			Pad	LQFP144/LQFP100				LQFP64 <sup>(2)</sup>			
				Weight 5 V		Weight 3.3 V		Weight 5 V		Weight 3.3 V	
LQFP 144	LQFP 100	LQFP 64		SRC <sup>(3)</sup> = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
1	—	—	PG[9]	9%	—	10%	—	—	—	—	—
	—	—	PG[8]	9%	—	11%	—	—	—	—	—
	1	—	PC[11]	9%	—	11%	—	—	—	—	—
		1	PC[10]	9%	13%	11%	12%	9%	13%	11%	12%
	—	—	PG[7]	10%	14%	11%	12%	—	—	—	—
	—	—	PG[6]	10%	14%	12%	12%	—	—	—	—
	1	1	PB[0]	10%	14%	12%	12%	10%	14%	12%	12%
			PB[1]	10%	—	12%	—	10%	—	12%	—
	—	—	PF[9]	10%	—	12%	—	—	—	—	—
	—	—	PF[8]	10%	15%	12%	13%	—	—	—	—
	—	—	PF[12]	10%	15%	12%	13%	—	—	—	—
	1	1	PC[6]	10%	—	12%	—	10%	—	12%	—
			PC[7]	10%	—	12%	—	10%	—	12%	—
	—	—	PF[10]	10%	14%	12%	12%	—	—	—	—
	—	—	PF[11]	10%	—	11%	—	—	—	—	—
	1	1	PA[15]	9%	12%	10%	11%	9%	12%	10%	11%
	—	—	PF[13]	8%	—	10%	—	—	—	—	—
	1	1	PA[14]	8%	11%	9%	10%	8%	11%	9%	10%
			PA[4]	8%	—	9%	—	8%	—	9%	—
			PA[13]	7%	10%	9%	9%	7%	10%	9%	9%
			PA[12]	7%	—	8%	—	7%	—	8%	—

Table 24. I/O weight<sup>(1)</sup> (continued)

Supply segment			Pad	LQFP144/LQFP100				LQFP64 <sup>(2)</sup>			
				Weight 5 V		Weight 3.3 V		Weight 5 V		Weight 3.3 V	
LQFP 144	LQFP 100	LQFP 64		SRC <sup>(3)</sup> = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
2	2	PB[9]	1%	—	1%	—	1%	—	1%	—	—
		PB[8]	1%	—	1%	—	1%	—	1%	—	—
		PB[10]	6%	—	7%	—	6%	—	7%	—	—
	—	PF[0]	6%	—	7%	—	—	—	—	—	—
	—	PF[1]	7%	—	8%	—	—	—	—	—	—
	—	PF[2]	7%	—	8%	—	—	—	—	—	—
	—	PF[3]	7%	—	9%	—	—	—	—	—	—
	—	PF[4]	8%	—	9%	—	—	—	—	—	—
	—	PF[5]	8%	—	10%	—	—	—	—	—	—
	—	PF[6]	8%	—	10%	—	—	—	—	—	—
	—	PF[7]	9%	—	10%	—	—	—	—	—	—
	2	PD[0]	1%	—	1%	—	—	—	—	—	—
		PD[1]	1%	—	1%	—	—	—	—	—	—
		PD[2]	1%	—	1%	—	—	—	—	—	—
		PD[3]	1%	—	1%	—	—	—	—	—	—
		PD[4]	1%	—	1%	—	—	—	—	—	—
		PD[5]	1%	—	1%	—	—	—	—	—	—
		PD[6]	1%	—	1%	—	—	—	—	—	—
		PD[7]	1%	—	1%	—	—	—	—	—	—
	2	PD[8]	1%	—	1%	—	—	—	—	—	—
2	2	PB[4]	1%	—	1%	—	1%	—	1%	—	—
		PB[5]	1%	—	1%	—	1%	—	2%	—	—
		PB[6]	1%	—	1%	—	1%	—	2%	—	—
		PB[7]	1%	—	1%	—	1%	—	2%	—	—
	—	PD[9]	1%	—	1%	—	—	—	—	—	—
	—	PD[10]	1%	—	1%	—	—	—	—	—	—
	—	PD[11]	1%	—	1%	—	—	—	—	—	—
	2	PB[11]	11%	—	13%	—	17%	—	21%	—	—
	—	PD[12]	11%	—	13%	—	—	—	—	—	—
	2	PB[12]	11%	—	13%	—	18%	—	21%	—	—
	—	PD[13]	10%	—	12%	—	—	—	—	—	—

## 3.17 Power management electrical characteristics

### 3.17.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply  $V_{DD\_LV}$  from the high voltage ballast supply  $V_{DD\_BV}$ . The regulator itself is supplied by the common I/O supply  $V_{DD}$ . The following supplies are involved:

- HV—High voltage external power supply for voltage regulator module. This must be provided externally through  $VDD\_HV$  power pin.
- BV—High voltage external power supply for internal ballast module. This must be provided externally through  $VDD\_BV$  power pin. Voltage values should be aligned with  $V_{DD}$ .
- LV—Low voltage internal power supply for core, FMPLL and flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability capacitor. It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
  - LV\_COR—Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
  - LV\_CFLA—Low voltage supply for code flash module. It is supplied with dedicated ballast and shorted to LV\_COR through double bonding.
  - LV\_DFLA—Low voltage supply for data flash module. It is supplied with dedicated ballast and shorted to LV\_COR through double bonding.
  - LV\_PLL—Low voltage supply for FMPLL. It is shorted to LV\_COR through double bonding.

### 3.19.3 Start-up/Switch-off timings

Table 33. Start-up time/Switch-off time

Symbol	C	Parameter	Conditions <sup>(1)</sup>	Value			Unit
				Min	Typ	Max	
$T_{FLARSTEXIT}$	CC	T T	Delay for Flash module to exit reset mode	Code Flash	—	—	125
				Data Flash	—	—	125
$T_{FLALPEXIT}$	CC	T T	Delay for Flash module to exit low-power mode	Code Flash	—	—	0.5
				Data Flash	—	—	0.5
$T_{FLAPDEXIT}$	CC	T T	Delay for Flash module to exit power-down mode	Code Flash	—	—	30
				Data Flash	—	—	30
$T_{FLALPENTRY}$	CC	T T	Delay for Flash module to enter low-power mode	Code Flash	—	—	0.5
				Data Flash	—	—	0.5
$T_{FLAPDENTRY}$	CC	T T	Delay for Flash module to enter power-down mode	Code Flash	—	—	1.5
				Data Flash	—	—	1.5

1.  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40$  to  $125^\circ\text{C}$ , unless otherwise specified

## 3.20 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

### 3.20.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

- Software recommendations: The software flowchart must include the management of runaway conditions such as:
  - Corrupted program counter
  - Unexpected reset
  - Critical data corruption (control registers...)
- Prequalification trials: Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note *Software Techniques For Improving Microcontroller EMC Performance* (AN1015)).

**Table 38. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics (continued)**

Symbol	C	Parameter	Conditions <sup>(1)</sup>	Value			Unit	
				Min	Typ	Max		
V <sub>IH</sub>	SR	P	Input high level CMOS (Schmitt Trigger)	Oscillator bypass mode	0.65V <sub>DD</sub>	—	V <sub>DD</sub> +0.4	V
V <sub>IL</sub>	SR	P	Input low level CMOS (Schmitt Trigger)	Oscillator bypass mode	-0.4	—	0.35V <sub>DD</sub>	V

1. V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

2. Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled peripherals)

### 3.22 Slow external crystal oscillator (32 kHz) electrical characteristics

The device provides a low power oscillator/resonator driver.



**Figure 15. Crystal oscillator and resonator connection scheme**

Figure 16. Equivalent circuit of a quartz crystal

Table 39. Crystal motional characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
L <sub>m</sub>	Motional inductance	—	—	11.796	—	KH
C <sub>m</sub>	Motional capacitance	—	—	2	—	fF
C1/C2	Load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground <sup>(2)</sup>	—	18	—	28	pF
R <sub>m</sub> <sup>(3)</sup>	Motional resistance	AC coupled @ C0 = 2.85 pF <sup>(4)</sup>	—	—	65	kW
		AC coupled @ C0 = 4.9 pF <sup>(4)</sup>	—	—	50	
		AC coupled @ C0 = 7.0 pF <sup>(4)</sup>	—	—	35	
		AC coupled @ C0 = 9.0 pF <sup>(4)</sup>	—	—	30	

1. Crystal used: Epson Toyocom MC306

2. This is the recommended range of load capacitance at OSC32K\_XTAL and OSC32K\_EXTAL with respect to ground. It includes all the parasitics due to board traces, crystal and package.

3. Maximum ESR (R<sub>m</sub>) of the crystal is 50 kΩ

4. C0 includes a parasitic capacitance of 2.0 pF between OSC32K\_XTAL and OSC32K\_EXTAL pins

Figure 19. Input equivalent circuit (precise channels)




Figure 20. Input equivalent circuit (extended channels)




Table 45. ADC conversion characteristics

Symbol	C	Parameter	Conditions <sup>(1)</sup>	Value			Unit	
				Min	Typ	Max		
V <sub>SS_ADC</sub>	S R	—	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V <sub>SS</sub> ) <sup>(2)</sup>	—	-0.1	—	0.1	V
V <sub>DD_ADC</sub>	S R	—	Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V <sub>SS</sub> )	—	V <sub>DD</sub> -0.1	—	V <sub>DD</sub> +0.1	V
V <sub>AInx</sub>	S R	—	Analog input voltage <sup>(3)</sup>	—	V <sub>SS_ADC</sub> -0.1	—	V <sub>DD_ADC</sub> +0.1	V
f <sub>ADC</sub>	S R	—	ADC analog frequency	—	6	—	32 + 4%	MHz
Δ <sub>ADC_SY</sub> s	S R	—	ADC digital clock duty cycle (ipg_clk)	ADCLKSEL = 1 <sup>(4)</sup>	45	—	55	%
I <sub>ADCPWD</sub>	S R	—	ADC0 consumption in power down mode	—	—	—	50	μA
I <sub>ADCRUN</sub>	S R	—	ADC0 consumption in running mode	—	—	—	4	mA
t <sub>ADC_PU</sub>	S R	—	ADC power up delay	—	—	—	1.5	μs
t <sub>s</sub>	C C	T	Sampling time <sup>(5)</sup>	f <sub>ADC</sub> = 32 MHz, INPSAMP = 17	0.5	—	—	μs
				f <sub>ADC</sub> = 6 MHz, INPSAMP = 255	—	—	42	
t <sub>c</sub>	C C	P	Conversion time <sup>(6)</sup>	f <sub>ADC</sub> = 32 MHz, INPCMP = 2	0.625	—	—	μs
C <sub>S</sub>	C C	D	ADC input sampling capacitance	—	—	—	3	pF
C <sub>P1</sub>	C C	D	ADC input pin capacitance 1	—	—	—	3	pF
C <sub>P2</sub>	C C	D	ADC input pin capacitance 2	—	—	—	1	pF
C <sub>P3</sub>	C C	D	ADC input pin capacitance 3	—	—	—	1	pF
R <sub>SW1</sub>	C C	D	Internal resistance of analog source	—	—	—	3	kΩ
R <sub>SW2</sub>	C C	D	Internal resistance of analog source	—	—	—	2	kΩ
R <sub>AD</sub>	C C	D	Internal resistance of analog source	—	—	—	2	kΩ

### 3.27.2 DSPI characteristics

Table 46. On-chip peripherals current consumption<sup>(1)</sup>

Symbol	C	Parameter	Conditions		Typical value <sup>(2)</sup>	Unit
$I_{DD\_BV(CAN)}$	CC T	CAN (FlexCAN) supply current on VDD_BV	Bitrate: 500 Kbyte/s	Total (static + dynamic) consumption: – FlexCAN in loop-back mode – XTAL @ 8 MHz used as CAN engine clock source – Message sending period is 580 $\mu$ s	$8 * f_{periph} + 85$	$\mu$ A
			Bitrate: 125 Kbyte/s		$8 * f_{periph} + 27$	
$I_{DD\_BV(eMOS)}$	CC T	eMOS supply current on VDD_BV	Static consumption: – eMOS channel OFF – Global prescaler enabled		$29 * f_{periph}$	$\mu$ A
			Dynamic consumption: – It does not change varying the frequency (0.003 mA)		3	
$I_{DD\_BV(SCI)}$	CC T	SCI (LINFlex) supply current on VDD_BV	Total (static + dynamic) consumption: – LIN mode – Baudrate: 20 Kbyte/s		$5 * f_{periph} + 31$	$\mu$ A
$I_{DD\_BV(SPI)}$	CC T	SPI (DSPI) supply current on VDD_BV	Ballast static consumption (only clocked)		1	$\mu$ A
			Ballast dynamic consumption (continuous communication): – Baudrate: 2 Mbit/s – Transmission every 8 $\mu$ s – Frame: 16 bits		$16 * f_{periph}$	
$I_{DD\_BV(ADC)}$	CC T	ADC supply current on VDD_BV	$V_{DD} = 5.5$ V	Ballast static consumption (no conversion)	$41 * f_{periph}$	$\mu$ A
				Ballast dynamic consumption (continuous conversion) <sup>(3)</sup>	$5 * f_{periph}$	
$I_{DD\_HV\_ADC(ADC)}$	CC T	ADC supply current on VDD_HV_ADC	$V_{DD} = 5.5$ V	Analog static consumption (no conversion)	$2 * f_{periph}$	$\mu$ A
				Analog dynamic consumption (continuous conversion)	$75 * f_{periph} + 32$	
$I_{DD\_HV(FLASH)}$	CC T	Code Flash + Data Flash supply current on VDD_HV	$V_{DD} = 5.5$ V	—	8.21	mA
$I_{DD\_HV(PLL)}$	CC T	PLL supply current on VDD_HV	$V_{DD} = 5.5$ V	—	$30 * f_{periph}$	$\mu$ A

1. Operating conditions:  $T_A = 25$  °C,  $f_{periph} = 8$  MHz to 64 MHz

2.  $f_{periph}$  is an absolute value.

Figure 23. DSPI classic SPI timing – master, CPHA = 0




Figure 26. DSPI classic SPI timing – slave, CPHA = 1




Figure 27. DSPI modified transfer format timing – master, CPHA = 0






Figure 30. DSPI modified transfer format timing – slave, CPHA = 1

Figure 31. DSPI PCS strobe ( $\overline{\text{PCSS}}$ ) timing

### 3.27.3 Nexus characteristics

Table 48. Nexus characteristics

No.	Symbol	C	Parameter	Value			Unit
				Min	Typ	Max	
1	$t_{TCYC}$	CC	TCK cycle time	64	—	—	ns
2	$t_{MCYC}$	CC	D MCKO cycle time	32	—	—	ns
3	$t_{MDOV}$	CC	D MCKO low to MDO data valid	—	—	8	ns

**Table 50. LQFP64 mechanical data (continued)**

Symbol	mm			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
D1	9.8	10	10.2	0.3858	0.3937	0.4016
D3	—	7.5	—	—	0.2953	—
E	11.8	12	12.2	0.4646	0.4724	0.4803
E1	9.8	10	10.2	0.3858	0.3937	0.4016
E3	—	7.5	—	—	0.2953	—
e	—	0.5	—	—	0.0197	—
L	0.45	0.6	0.75	0.0177	0.0236	0.0295
L1	—	1	—	—	0.0394	—
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc	—	—	0.08	—	—	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.