



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	123
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 36x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560b50l5b4e0x

Table 6. Functional port pin descriptions (continued)

		<u> </u>	able 6. Functiona	n port pin d		iptio	113 (001111111	icuj	Pin number				
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>		
PC[2]	PCR[34]	AF0 AF1 AF2 AF3	GPIO[34] SCK_1 CAN4TX <sup>(11)</sup> — EIRQ[5]	SIUL DSPI_1 FlexCAN_4 — SIUL	I/O I/O O —	М	Tristate	50	78	117	A11		
PC[3]	PCR[35]	AF0 AF1 AF2 AF3 — —	GPIO[35] CS0_1 MA[0] — CAN1RX CAN4RX <sup>(11)</sup> EIRQ[6]	SIUL DSPI_1 ADC — FlexCAN_1 FlexCAN_4 SIUL	I/O I/O O - I	S	Tristate	49	77	116	B11		
PC[4]	PCR[36]	AF0 AF1 AF2 AF3 —	GPIO[36] — — — SIN_1 CAN3RX <sup>(11)</sup>	SIUL  DSPI_1 FlexCAN_3	I/O - - - -	M	Tristate	62	92	131	В7		
PC[5]	PCR[37]	AF0 AF1 AF2 AF3	GPIO[37] SOUT_1 CAN3TX <sup>(11)</sup> — EIRQ[7]	SIUL DSPI1 FlexCAN_3 — SIUL	/O O O   -	М	Tristate	61	91	130	A7		
PC[6]	PCR[38]	AF0 AF1 AF2 AF3	GPIO[38] LIN1TX — —	SIUL LINFlex_1 — —	I/O O —	S	Tristate	16	25	36	R2		
PC[7]	PCR[39]	AF0 AF1 AF2 AF3 —	GPIO[39]  —  —  LIN1RX  WKPU[12] <sup>(4)</sup>	SIUL  LINFlex_1 WKPU	I/O — — — —	S	Tristate	17	26	37	P3		



Table 6. Functional port pin descriptions (continued)

			able 6. I unctiona			•	•	,	Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PC[15]	PCR[47]	AF0 AF1 AF2 AF3	GPIO[47] E0UC[15] CS0_2 —	SIUL eMIOS_0 DSPI_2 —	I/O I/O I/O	M	Tristate		4	4	D3
PD[0]	PCR[48]	AF0 AF1 AF2 AF3 —	GPIO[48] — — — GPI[4]	SIUL — — — ADC		I	Tristate	_	41	63	P12
PD[1]	PCR[49]	AF0 AF1 AF2 AF3	GPIO[49] — — — — GPI[5]	SIUL  ADC	  -  -  - 	I	Tristate	_	42	64	T12
PD[2]	PCR[50]	AF0 AF1 AF2 AF3	GPIO[50] — — — — GPI[6]	SIUL  ADC	  -  -  - 	I	Tristate		43	65	R12
PD[3]	PCR[51]	AF0 AF1 AF2 AF3 —	GPIO[51] — — — — GPI[7]	SIUL — — — ADC	  -  -  - 	1	Tristate	ı	44	66	P13
PD[4]	PCR[52]	AF0 AF1 AF2 AF3 —	GPIO[52] — — — GPI[8]	SIUL - - ADC	  -  -  -	I	Tristate	1	45	67	R13
PD[5]	PCR[53]	AF0 AF1 AF2 AF3	GPIO[53] — — — — GPI[9]	SIUL ADC	  -  -  - 	I	Tristate	_	46	68	T13

Table 6. Functional port pin descriptions (continued)

			able 6. I unctiona			•		,	Pin nu	ımber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Alternate function <sup>(1)</sup> Function  Peripheral  VO direction <sup>(2)</sup> Pad type		RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>		
PG[15]	PCR[111]	AF0 AF1 AF2 AF3	GPIO[111] E1UC[1] —	SIUL eMIOS_1 —	I/O I/O —	М	Tristate		_	111	B13
PH[0]	PCR[112]	AF0 AF1 AF2 AF3	GPIO[112] E1UC[2] — — SIN1	SIUL eMIOS_1 DSPI_1	I/O I/O — — I	M	Tristate	_	_	93	F13
PH[1]	PCR[113]	AF0 AF1 AF2 AF3	GPIO[113] E1UC[3] SOUT1	SIUL eMIOS_1 DSPI_1 —	I/O I/O O	М	Tristate	_	_	94	F14
PH[2]	PCR[114]	AF0 AF1 AF2 AF3	GPIO[114] E1UC[4] SCK_1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O I/O	М	Tristate	ı		95	F16
PH[3]	PCR[115]	AF0 AF1 AF2 AF3	GPIO[115] E1UC[5] CS0_1	SIUL eMIOS_1 DSPI_1 —	I/O I/O I/O	М	Tristate	ı		96	F15
PH[4]	PCR[116]	AF0 AF1 AF2 AF3	GPIO[116] E1UC[6] —	SIUL eMIOS_1 — —	I/O I/O —	М	Tristate	ı		134	A6
PH[5]	PCR[117]	AF0 AF1 AF2 AF3	GPIO[117] E1UC[7] —	SIUL eMIOS_1 — —	I/O I/O —	S	Tristate	_	_	135	B6
PH[6]	PCR[118]	AF0 AF1 AF2 AF3	GPIO[118] E1UC[8] — MA[2]	SIUL eMIOS_1 — ADC	I/O I/O — O	М	Tristate	_	_	136	D5



Table 12. Absolute maximum ratings (continued)

Symbo		Parameter	Conditions	V	/alue	Unit
Symbo	•	Farameter	Conditions	Min	Max	Oilit
V <sub>IN</sub>	SR	Voltage on any GPIO pin with respect to	_	-0.3	6.0	V
VIN	SIX	ground (V <sub>SS</sub> )	Relative to V <sub>DD</sub>	I	V <sub>DD</sub> +0.3	V
I <sub>INJPAD</sub>	SR	Injected input current on any pin during overload condition		-10	10	mA
I <sub>INJSUM</sub>	SR	Absolute sum of all injected input currents during overload condition	_	-50	50	IIIA
1	SR	Sum of all the static I/O current within a	$V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	_	70	mA
I <sub>AVGSEG</sub>	SIX	supply segment	$V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1	_	64	IIIA
I <sub>CORELV</sub>	SR	Low voltage static current sink through VDD_BV	_	_	150	mA
T <sub>STORAGE</sub>	SR	Storage temperature	_	-55	150	°C

Note:

Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ( $V_{IN} > V_{DD}$  or  $V_{IN} < V_{SS}$ ), the voltage on pins with respect to ground ( $V_{SS}$ ) must not exceed the recommended values.

# 3.13 Recommended operating conditions

Table 13. Recommended operating conditions (3.3 V)

Symbol		Devementes	Conditions	Val	lue	Unit
Symbol		Parameter	Conditions	Min	Max	Unit
$V_{SS}$	SR	Digital ground on VSS_HV pins	_	0	0	V
V <sub>DD</sub> <sup>(1)</sup>	SR	Voltage on VDD_HV pins with respect to ground $(V_{SS})$	_	3.0	3.6	V
V <sub>SS_LV</sub> <sup>(2)</sup>	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V <sub>SS</sub> )	_	V <sub>SS</sub> -0.1	V <sub>SS</sub> +0.1	V
V <sub>DD BV</sub> <sup>(3)</sup>	SR	Voltage on VDD_BV pin (regulator supply) with		3.0	3.6	V
VDD_BV`´	SIX	respect to ground (V <sub>SS</sub> )	Relative to $V_{\mbox{\scriptsize DD}}$	V <sub>DD</sub> -0.1	V <sub>DD</sub> +0.1	V
V <sub>SS_ADC</sub>	SR	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V <sub>SS</sub> )		V <sub>SS</sub> -0.1	V <sub>SS</sub> +0.1	٧
V <sub>DD_ADC</sub> <sup>(4)</sup>	Voltage on VDD_HV_ADC pin (ADC reference)		_	3.0 <sup>(5)</sup>	3.6	V
VDD_ADC` ′	SK	SK	Relative to V <sub>DD</sub>	V <sub>DD</sub> -0.1	V <sub>DD</sub> +0.1	V



Table 13. Recommended operating conditions (3.3 V) (continued)

				Va	lue	
Symbol		Parameter	Conditions	Min	Max	Unit
V	SR	Voltage on any GPIO pin with respect to ground	_	V <sub>SS</sub> -0.1	_	V
$V_{IN}$		(V <sub>SS</sub> )	Relative to $V_{\mathrm{DD}}$	_	V <sub>DD</sub> +0.1	V
I <sub>INJPAD</sub>	SR	Injected input current on any pin during overload condition		-5	5	mA
I <sub>INJSUM</sub>	SR	Absolute sum of all injected input currents during overload condition		-50	50	ША
TV <sub>DD</sub>	SR	V <sub>DD</sub> slope to ensure correct power up <sup>(6)</sup>	_	3.0 <sup>(7)</sup>	250 x 10 <sup>3</sup> (0.25 [V/µs])	V/s

- 1. 100 nF capacitance needs to be provided between each  $V_{DD}/V_{SS}$  pair
- 2. 330 nF capacitance needs to be provided between each  $V_{DD\_LV}/V_{SS\_LV}$  supply pair.
- 400 nF capacitance needs to be provided between V<sub>DD\_BV</sub> and the nearest V<sub>SS\_LV</sub> (higher value may be needed depending on external regulator characteristics).
- 4. 100 nF capacitance needs to be provided between  $V_{DD\_ADC}/V_{SS\_ADC}$  pair.
- Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical
  characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below V<sub>LVDHVL</sub>, device is
  reset.
- 6. Guaranteed by device validation.
- 7. Minimum value of TV<sub>DD</sub> must be guaranteed until V<sub>DD</sub> reaches 2.6 V (maximum value of V<sub>PORH</sub>).

Table 14. Recommended operating conditions (5.0 V)

Symbol		Dozomatov	Conditions	Va	lue	l lmit
Symbol		Parameter	Conditions	Min	Max	Unit
V <sub>SS</sub>	SR	Digital ground on VSS_HV pins	_	0	0	V
V <sub>DD</sub> <sup>(1)</sup>	SR	Voltage on VDD_HV pins with respect to	_	4.5	5.5	V
V DD`	SIX	ground (V <sub>SS</sub> )	Voltage drop <sup>(2)</sup>	3.0	5.5	V
V <sub>SS_LV</sub> <sup>(3)</sup>	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V <sub>SS</sub> )	_	V <sub>SS</sub> -0.1	V <sub>SS</sub> +0.1	V
			_	4.5	5.5	
$V_{DD\_BV}^{(4)}$	SR	Voltage on VDD_BV pin (regulator supply) with respect to ground (V <sub>SS</sub> )	Voltage drop <sup>(2)</sup>	3.0	5.5	V
		(1.88)	Relative to V <sub>DD</sub>	V <sub>DD</sub> -0.1	V <sub>DD</sub> +0.1	
V <sub>SS_ADC</sub>	SR	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V <sub>SS</sub>	_	V <sub>SS</sub> -0.1	V <sub>SS</sub> +0.1	٧
			_	4.5	5.5	
V <sub>DD_ADC</sub> <sup>(5)</sup>	SR	Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V <sub>SS</sub> )	Voltage drop <sup>(2)</sup>	3.0	5.5	V
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Relative to V <sub>DD</sub>	V <sub>DD</sub> -0.1	V <sub>DD</sub> +0.1	
V	SR	Voltage on any GPIO pin with respect to	_	V <sub>SS</sub> -0.1	_	V
V <sub>IN</sub>	SIX	ground (V <sub>SS</sub> )	Relative to V <sub>DD</sub>	_	V <sub>DD</sub> +0.1	



Value Conditions<sup>(1)</sup> Symbol C Unit **Parameter** Min Typ Max D  $C_1 = 25 pF$ 10 Т  $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$  $C_1 = 50 pF$ 20 SIUL.PCRx.SRC = 1  $C_1 =$ 40 Output transition time output 100 pF pin<sup>(2)</sup> CC t<sub>tr</sub> ns D  $C_1 = 25 pF$ 12 MEDIUM configuration Т  $C_1 = 50 \, pF$  $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ 25 SIUL.PCRx.SRC = 1  $C_1 =$ D 40 100 pF  $C_1 = 25 pF$ 4  $C_{L} = 50 \text{ pF}$ 6  $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$  $C_L =$ 12 Output transition time output 100 pF pin<sup>(Ž)</sup> D CC t<sub>tr</sub> ns  $C_1 = 25 pF$ 4 FAST configuration  $C_1 = 50 pF$ 7  $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$  $C_L =$ 12 100 pF

Table 21. Output pin transition times (continued)

### 3.15.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a  $V_{DD}/V_{SS}$  supply pair as described in *Table 22*.

Supply segment **Package** 1 2 3 4 5 6 LBGA208<sup>(1)</sup> Equivalent to LQFP144 segment pad distribution **MCKO** MDOn/MSEO LQFP144 pin20-pin49 pin100-pin122 pin51-pin99 pin 123-pin19 LQFP100 pin16-pin35 pin37-pin69 pin70-pin83 pin 84-pin15 LQFP64<sup>(2)</sup> pin8-pin26 pin28-pin55 pin56-pin7

Table 22. I/O supply segment

- 1. LBGA208 available only as development package for Nexus2+
- 2. All LQFP64 information is indicative and must be confirmed during silicon validation.

Table 23 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I<sub>AVGSEG</sub> maximum value.



<sup>1.</sup>  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40 \text{ to } 125 \text{ °C}$ , unless otherwise specified

<sup>2.</sup> C<sub>L</sub> includes device and package capacitances (C<sub>PKG</sub> < 5 pF).

Table 24. I/O weight<sup>(1)</sup> (continued)

						LQFP100	•	,	LQFF	P64 <sup>(2)</sup>	
Sup	ply segi	ment	Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weig	ht 5 V	Weigh	t 3.3 V
LQFP 144	LQFP 100	LQFP 64	, raa	SRC <sup>(3)</sup> = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
		2	PB[13]	10%	_	12%	_	18%	_	21%	_
		_	PD[14]	10%	_	12%	_	_	_	_	_
	2	2	PB[14]	10%	_	12%	_	18%	_	21%	_
	2	_	PD[15]	10%	_	11%	_	_	_	_	_
		2	PB[15]	9%	_	11%	_	18%	_	21%	_
		2	PA[3]	9%	_	11%	_	18%	_	21%	_
2	_	_	PG[13]	9%	13%	10%	11%	_	_	_	_
	_	_	PG[12]	9%	12%	10%	11%	_	_	_	_
	_	_	PH[0]	5%	8%	6%	7%	_	_	_	_
	_	_	PH[1]	5%	7%	6%	6%	_	_	_	_
	_	_	PH[2]	5%	6%	5%	6%	_	_	_	_
	_	_	PH[3]	4%	6%	5%	5%	_	_	_	_
	_	_	PG[1]	4%	_	4%	_	_	_	_	_
	_	_	PG[0]	3%	4%	4%	4%	_	_	_	_
	_	_	PF[15]	3%	_	4%	_	_	_	_	_
	_	_	PF[14]	4%	5%	5%	5%	_	_	_	_
	_	_	PE[13]	4%	_	5%	_	_	_	_	_
			PA[7]	5%	_	6%	_	16%	_	19%	_
			PA[8]	5%	_	6%	_	16%	_	19%	_
		2	PA[9]	5%	_	6%	_	15%	_	18%	_
	3		PA[10]	6%	_	7%	_	15%	_	18%	_
			PA[11]	6%	_	8%	_	14%	_	17%	_
3		_	PE[12]	7%	_	8%	_	_	_	_	_
	_	_	PG[14]	7%	_	8%	_	_	_	_	_
	_	_	PG[15]	7%	10%	8%	9%	_	_	_	_
	_	_	PE[14]	7%	_	8%	_	_	_	_	_
	_	_	PE[15]	7%	9%	8%	8%	_	_	_	_
	_	_	PG[10]	6%	_	8%	_	_	_	_	_
	_	_	PG[11]	6%	9%	7%	8%	_	_	_	_
		-	PC[3]	6%	_	7%	_	7%	_	9%	_
	3	2	PC[2]	6%	8%	7%	7%	6%	9%	8%	8%




Figure 9. Voltage regulator capacitance connection

The internal voltage regulator requires external capacitance ( $C_{REGn}$ ) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

Each decoupling capacitor must be placed between each of the three V<sub>DD\_LV</sub>/V<sub>SS\_LV</sub> supply pairs to ensure stable voltage (see Section 3.13: Recommended operating conditions).

The internal voltage regulator requires a controlled slew rate of both  $V_{DD\_HV}$  and  $V_{DD\_BV}$  as described in *Figure 10*.

Symbol		С	C Parameter Conditions <sup>(1)</sup>			Value			
Symbol		٥	Farameter	Conditions	Min	Тур	Max	Unit	
I <sub>ULPREG</sub>	SR		Ultra low power regulator current provided to V <sub>DD_LV</sub> domain	_	_	_	5	mA	
	CC		Ultra low power regulator module	$I_{ULPREG} = 5 \text{ mA};$ $T_A = 55 \text{ °C}$	_	_	100	^	
I <sub>ULPREGINT</sub> CC			current consumption	I <sub>ULPREG</sub> = 0 mA; T <sub>A</sub> = 55 °C	_	2	_	μA	
I <sub>DD_BV</sub>	СС	D	In-rush average current on V <sub>DD_BV</sub> during power-up <sup>(5)</sup>	_	1		300 (6)	mA	

Table 26. Voltage regulator electrical characteristics (continued)

- 1.  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40 \text{ to } 125 \,^{\circ}\text{C}$ , unless otherwise specified
- 2. This capacitance value is driven by the constraints of the external voltage regulator supplying the V<sub>DD\_BV</sub> voltage. A typical value is in the range of 470 nF.
- 3. This value is acceptable to guarantee operation from 4.5 V to 5.5 V
- External regulator and capacitance circuitry must be capable of providing I<sub>DD\_BV</sub> while maintaining supply V<sub>DD\_BV</sub> in operating range.
- In-rush average current is seen only for short time (maximum 20 μs) during power-up and on standby exit. It is dependant on the sum of the C<sub>REGn</sub> capacitances.
- The duration of the in-rush current depends on the capacitance placed on LV pins. BV decoupling capacitors must be sized accordingly. Refer to I<sub>MREG</sub> value for minimum amount of current to be provided in cc.

The  $|\Delta_{VDD(STDBY)}|$  and dVDD(STDBY)/dt system requirement can be used to define the component used for the  $V_{DD}$  supply generation. The following two examples describe how to calculate capacitance size:

### Example 1 No regulator (worst case)

The  $|\Delta_{VDD(STDBY)}|$  parameter can be seen as the  $V_{DD}$  voltage drop through the ESR resistance of the regulator stability capacitor when the  $I_{DD\_BV}$  current required to load  $V_{DD\_LV}$  domain during the standby exit. It is thus possible to define the maximum equivalent resistance ESR<sub>STDBY</sub>(MAX) of the total capacitance on the  $V_{DD}$  supply:

$$ESR_{STDBY}(MAX) = |\Delta_{VDD(STDBY)}|/I_{DD}|_{BV} = (30 \text{ mV})/(300 \text{ mA}) = 0.1\Omega^{(d)}$$

The dVDD(STDBY)/dt parameter can be seen as the  $V_{DD}$  voltage drop at the capacitance pin (excluding ESR drop) while providing the  $I_{DD\_BV}$  supply required to load  $V_{DD\_LV}$  domain during the standby exit. It is thus possible to define the minimum equivalent capacitance  $C_{STDBY}(MIN)$  of the total capacitance on the  $V_{DD}$  supply:

$$C_{STDBY}(MIN) = I_{DD\ BV}/dVDD(STDBY)/dt = (300\ mA)/(15\ mV/\mu s) = 20\ \mu F$$

This configuration is a worst case, with the assumption no regulator is available.

### Example 2 Simplified regulator

The regulator should be able to provide significant amount of the current during the standby exit process. For example, in case of an ideal voltage regulator providing 200 mA current, it is possible to recalculate the equivalent ESR<sub>STDBY</sub>(MAX) and C<sub>STDBY</sub>(MIN) as follows:

57

d. Based on typical time for standby exit sequence of 20 µs, ESR(MIN) can actually be considered at ~50 kHz.

Symbol		C	Parameter	Conditions <sup>(1)</sup>	1		Value		Unit								
Symbol		)	r arameter	Conditions		Min	Тур	Max	Oilit								
		Р			T <sub>A</sub> = 25 °C	_	180	700 <sup>(8)</sup>	۸								
		D			T <sub>A</sub> = 55 °C	_	500	_	μA								
I <sub>DDSTOP</sub>	СС	D	STOP mode current\(\frac{1}{2}\)	Slow internal RC oscillator (128 kHz) running	T <sub>A</sub> = 85 °C	_	1	6 <sup>(8)</sup>									
		D		(	T <sub>A</sub> = 105 °C	_	2	9(8)	mA								
		Р		T	T <sub>A</sub> = 125 °C	_	4.5	12 <sup>(8)</sup>									
		Р	STANDBY2 mode Scurrent <sup>(9)</sup> (	Slow internal PC assillator	T <sub>A</sub> = 25 °C	_	30	100									
		D			T <sub>A</sub> = 55 °C	_	75	_									
I <sub>DDSTDBY2</sub>	СС	D			T <sub>A</sub> = 85 °C	_	180	700	μΑ								
		D			T <sub>A</sub> = 105 °C		315	1000									
		Р			T <sub>A</sub> = 125 °C	_	560	1700									
		Т			T <sub>A</sub> = 25 °C	_	20	60									
		D			T <sub>A</sub> = 55 °C	_	45	_									
I <sub>DDSTDBY1</sub>	СС		STANDBY1 mode current <sup>(10)</sup>	Slow internal RC oscillator (128 kHz) running	T <sub>A</sub> = 85 °C	_	100	350	μΑ								
						-				D			T <sub>A</sub> = 105 °C		165	500	
		D			T <sub>A</sub> = 125 °C	_	280	900									

Table 28. Power consumption on VDD\_BV and VDD\_HV (continued)

- 1.  $V_{DD}$  = 3.3 V ± 10% / 5.0 V ± 10%,  $T_A$  = -40 to 125 °C, unless otherwise specified
- 2. I<sub>DDMAX</sub> is drawn only from the V<sub>DD\_BV</sub> pin. Running consumption does not include I/Os toggling which is highly dependent on the application. The given value is thought to be a worst case value with all peripherals running, and code fetched from code flash while modify operation ongoing on data flash. Notice that this value can be significantly reduced by application: switch off not used peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.
- 3. Higher current may be sinked by device during power-up and standby exit. Please refer to in rush current on Table 26.
- I<sub>DDRUN</sub> is drawn only from the V<sub>DD\_BV</sub> pin. RUN current measured with typical application with accesses on both flash and RAM.
- Only for the "P" classification: Data and Code Flash in Normal Power. Code fetched from RAM: Serial IPs CAN and LIN in loop back mode, DSPI as Master, PLL as system Clock (4 x Multiplier) peripherals on (eMIOS/CTU/ADC) and running at max frequency, periodic SW/WDG timer reset enabled.
- 6. Data Flash Power Down. Code Flash in Low Power. SIRC (128 kHz) and FIRC (16 MHz) on. 10 MHz XTAL clock. FlexCAN: instances: 0, 1, 2 ON (clocked but not reception or transmission), instances: 4, 5, 6 clock gated. LINFlex: instances: 0, 1, 2 ON (clocked but not reception or transmission), instance: 3 clock gated. eMIOS: instance: 0 ON (16 channels on PA[0]–PA[11] and PC[12]–PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication). RTC/API ON. PIT ON. STM ON. ADC ON but not conversion except 2 analog watchdog.
- Only for the "P" classification: No clock, FIRC (16 MHz) off, SIRC (128 kHz) on, PLL off, HPvreg off, ULPVreg/LPVreg on. All possible peripherals off and clock gated. Flash in power down mode.
- 8. When going from RUN to STOP mode and the core consumption is > 6 mA, it is normal operation for the main regulator module to be kept on by the on-chip current monitoring circuit. This is most likely to occur with junction temperatures exceeding 125 °C and under these circumstances, it is possible for the current to initially exceed the maximum STOP specification by up to 2 mA. After entering stop, the application junction temperature will reduce to the ambient level and the main regulator will be automatically switched off when the load current is below 6 mA.
- Only for the "P" classification: ULPreg on, HP/LPVreg off, 32 KB RAM on, device configured for minimum consumption, all possible modules switched off.
- 10. ULPreg on, HP/LPVreg off, 8 KB RAM on, device configured for minimum consumption, all possible modules switched off.



# 3.19 Flash memory electrical characteristics

# 3.19.1 Program/Erase characteristics

Table 29 shows the program and erase characteristics.

Table 29. Program and erase specifications

Symbol		С	Parameter	Min	Typ <sup>(1)</sup>	Initial max <sup>(2)</sup>	Max <sup>(3)</sup>	Unit						
T <sub>dwprogram</sub>			Double word (64 bits) program time <sup>(4)</sup>	_	22	50	500	μs						
T <sub>16Kpperase</sub>	00	_	16 KB block preprogram and erase time	_	300	500	5000	ms						
T <sub>32Kpperase</sub>	CC	CC		CC	CC	CC	ccc	CC	32 KB block preprogram and erase time	_	400	600	5000	ms
T <sub>128Kpperase</sub>			128 KB block preprogram and erase time	_	800	1300	7500	ms						
T <sub>esus</sub>	СС	D	Erase suspend latency	_	_	30	30	μs						

- 1. Typical program and erase times assume nominal supply values and operation at 25 °C.
- 2. Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.
- 3. The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
- 4. Actual hardware programming times. This does not include software overhead.

Table 30. Flash module life

Symbol		С	Parameter	Conditions			Unit		
		C	Farameter	Conditions	Min	Тур	Max		
			Number of program/erase cycles	16 KB blocks	100000	_	_		
P/E	E CCC		per block over the operating	32 KB blocks	10000	100000	_	cycles	
			temperature range (T <sub>J</sub> )	128 KB blocks	1000	100000	_		
		Minimum data retention at 85 °C			Blocks with 0–1000 P/E cycles	20	_	_	
Retention C	СС		Blocks with 1001–10000 P/E cycles	10	_	_	years		
				Blocks with 10001–100000 P/E cycles	5	_	_		

Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.

ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.



Table 31. Flash read access timing

Symb	Symbol C Parameter		Conditions <sup>(1)</sup>	Max	Unit	
		Р		2 wait states	64	
f <sub>READ</sub>	f <sub>READ</sub> CC		Maximum frequency for Flash reading	1 wait state	40	MHz
		С		0 wait states	20	

<sup>1.</sup>  $V_{DD}$  = 3.3 V ± 10% / 5.0 V ± 10%,  $T_A$  = -40 to 125 °C, unless otherwise specified

# 3.19.2 Flash power supply DC characteristics

Table 32 shows the power supply DC characteristics on external supply.

Table 32. Flash memory power supply DC electrical characteristics

Symbol		С	Parameter	Conditions <sup>(1)</sup>	Value			Unit			
		)	r ai ainetei	Conditions	Min	Тур	Max	Oill			
I <sub>FREAD</sub>	CC	ח	Sum of the current consumption on VDD_HV and VDD_BV on read	Code flash memory module read $f_{CPU} = 64 \text{ MHz}^{(3)}$		15	33	mA			
(2)		ט	access	Data flash memory module read f <sub>CPU</sub> = 64 MHz <sup>(3)</sup>	_	15	33	IIIA			
(2) 00		7					Program/Erase ongoing while reading code flash memory registers f <sub>CPU</sub> = 64 MHz <sup>(3)</sup>	_	15	33	mA
I <sub>FMOD</sub> <sup>(2)</sup>		ט	modification (program/erase)	Program/Erase ongoing while reading data flash memory registers f <sub>CPU</sub> = 64 MHz <sup>(3)</sup>		15	33				
			00 5		Sum of the current consumption on	During code flash memory low- power mode	_	_	900		
I <sub>FLPW</sub>	CC	VDD_HV and VDD_BV		During data flash memory low- power mode	_	_	900	μΑ			
1	СС	ח	Sum of the current consumption on	During code flash memory power-down mode		_	150				
I <sub>FPWD</sub>		VDD_HV and VDD_BV		During data flash memory power-down mode		_	150	μΑ			

<sup>1.</sup>  $V_{DD}$  = 3.3 V ± 10% / 5.0 V ± 10%,  $T_A$  = -40 to 125 °C, unless otherwise specified



<sup>2.</sup> This value is only relative to the actual duration of the read cycle

<sup>3.</sup>  $f_{CPU}$  64 MHz can be achieved only at up to 105 °C




Figure 17. Slow external crystal oscillator (32 kHz) timing diagram

Table 40. Slow external crystal oscillator (32 kHz) electrical characteristics

Symbol		С	Parameter	Conditions <sup>(1)</sup>		Unit		
Symbol		C	r al allielei	Min Typ Max				Unit
f <sub>SXOSC</sub>	SR	_	Slow external crystal oscillator frequency	_	32	32.768	40	kHz
V <sub>SXOSC</sub>	СС	Т	Oscillation amplitude	_	_	2.1		V
I <sub>SXOSCBIAS</sub>	СС	Т	Oscillation bias current	_	_	2.5	_	μΑ
I <sub>sxosc</sub>	СС	Т	Slow external crystal oscillator consumption	_	_	— 8 µ		μΑ
T <sub>SXOSCSU</sub>	СС	Т	Slow external crystal oscillator start-up time	_	_	— 2 <sup>(2)</sup>		s

<sup>1.</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified. Values are specified for no neighbor GPIO pin activity. If oscillator is enabled (OSC32K\_XTAL and OSC32K\_EXTAL pins), neighboring pins should not toggle.

## 3.23 FMPLL electrical characteristics

The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

**Table 41. FMPLL electrical characteristics** 

Symbo	-	O	Parameter	Conditions <sup>(1)</sup>		Value		Unit
Symbo	וכ	J	raiailletei	Conditions	Min	Тур	Max	Oilit
f <sub>PLLIN</sub>	SR	_	FMPLL reference clock <sup>(2)</sup>	_	4	_	64	MHz
$\Delta_{PLLIN}$	SR		FMPLL reference clock duty cycle <sup>(2)</sup>	_	40	_	60	%
f <sub>PLLOUT</sub>	СС	D	FMPLL output clock frequency	1	16	_	64	MHz



<sup>2.</sup> Start-up time has been measured with EPSON TOYOCOM MC306 crystal. Variation may be seen with other crystal.

Calling  $f_0$  the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter,  $f_F$ ), according to the Nyquist theorem the conversion rate  $f_C$  must be at least  $2f_0$ ; it means that the constant time of the filter is greater than or at least equal to twice the conversion period  $(t_c)$ . Again the conversion period  $t_c$  is longer than the sampling time  $t_s$ , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter  $R_FC_F$  is definitively much higher than the sampling time  $t_s$ , so the charge level on  $C_S$  cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on  $C_S$ ; from the two charge balance equations above, it is simple to derive *Equation 11* between the ideal and real sampled voltage on  $C_S$ :

### **Equation 11**

$$\frac{V_{A2}}{V_{A}} = \frac{C_{P1} + C_{P2} + C_{F}}{C_{P1} + C_{P2} + C_{F} + C_{S}}$$

From this formula, in the worst case (when  $V_A$  is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on  $C_F$  value:

#### **Equation 12**

$$C_F > 2048 \cdot C_S$$

#### 3.26.3 ADC electrical characteristics

Table 44. ADC input leakage current

Symbol		С	Parameter	Conditions			Value				
Syli	iboi	C	raiailletei		Conditions	Min	Тур	Max Unit			
		D		$T_A = -40  ^{\circ}C$		_	1	70			
		D		T <sub>A</sub> = 25 °C		_	1	70			
$I_{LKG}$	СС	D	Input leakage current	T <sub>A</sub> = 85 °C	No current injection on adjacent pin	_	3	100	nA		
		D	D	T <sub>A</sub> = 105 °C		_	8	200			
		Р		T <sub>A</sub> = 125 °C		_	45	400			

## 3.27.2 DSPI characteristics

Table 46. On-chip peripherals current consumption<sup>(1)</sup>

Symbol		С	Parameter		Conditions	Typical value <sup>(2)</sup>	Unit
				Bitrate: 500 Kbyte/s	Total (static + dynamic) consumption:	8 * f <sub>periph</sub> + 85	
I <sub>DD_BV(CAN)</sub>		Т		Bitrate: 125 Kbyte/s	<ul> <li>FlexCAN in loop-back mode</li> <li>XTAL @ 8 MHz used as CAN engine clock source</li> <li>Message sending period is 580 µs</li> </ul>	8 * f <sub>periph</sub> + 27	μА
I <sub>DD_BV(eMIOS)</sub>	СС	Т	eMIOS supply current on	Static consu - eMIOS ch - Global pre		29 * f <sub>periph</sub>	μA
DD_BV(eMIOS)		•	VDD_BV		nsumption: t change varying the (0.003 mA)	3	μπ
I <sub>DD_BV(SCI)</sub>	СС	Т	SCI (LINFlex) supply current on VDD_BV	Total (static - – LIN mode – Baudrate:	+ dynamic) consumption: 20 Kbyte/s	5 * f <sub>periph</sub> + 31	μΑ
				Ballast static consumption (only clocked)		1	
I <sub>DD_BV(SPI)</sub>	СС	Т	SPI (DSPI) supply current on VDD_BV	(continuous – Baudrate:	ion every 8 μs	16 * f <sub>periph</sub>	μА
			ADO surrelu s		Ballast static consumption (no conversion)	41 * f <sub>periph</sub>	
I <sub>DD_BV(ADC)</sub>	CC	Т	ADC supply current on VDD_BV	V <sub>DD</sub> = 5.5 V	Ballast dynamic consumption (continuous conversion) <sup>(3)</sup>	5 * f <sub>periph</sub>	μА
			ADC gupply gurrent on		Analog static consumption (no conversion)	2 * f <sub>periph</sub>	
I <sub>DD_HV_ADC(ADC)</sub>	CC	Т	ADC supply current on VDD_HV_ADC	V <sub>DD</sub> = 5.5 V	Analog dynamic consumption (continuous conversion)	75 * f <sub>periph</sub> + 32	μА
I <sub>DD_HV(FLASH)</sub>	СС	Т	Code Flash + Data Flash supply current on VDD_HV	V <sub>DD</sub> = 5.5 V	<sub>DD</sub> = 5.5 V — 8.21		mA
I <sub>DD_HV(PLL)</sub>	СС	Т	PLL supply current on VDD_HV	V <sub>DD</sub> = 5.5 V	_	30 * f <sub>periph</sub>	μA

<sup>1.</sup> Operating conditions:  $T_A = 25$  °C,  $f_{periph} = 8$  MHz to 64 MHz



<sup>2.</sup> f<sub>periph</sub> is an absolute value.

3. During the conversion, the total current consumption is given from the sum of the static and dynamic consumption, i.e., (41 + 5) \* f<sub>periph.</sub>





### Table 47. DSPI characteristics<sup>(1)</sup> (continued)

NI-	Comp.	Cumbal		Dovernator			SPI0/DS	PI1	DSPI2						
No.	Symbo	)I	С	Parameter		Min	Тур	Max	Min	Тур	Max	Unit			
0		CD.	_	Data action time for innerte	Master mode	43	_	_	145	_	_				
9	9 t <sub>SUI</sub> SR	D	ט	ט	Data setup time for inputs	Slave mode	5	_	_	5	_	_	ns		
10	10 t <sub>HI</sub> SR	7	Data hold time for inputs	Master mode	0	_	_	0	_	_					
10		D	D	Data Hold time for inputs	Slave mode	2 <sup>(6)</sup>	_	_	2 <sup>(6)</sup>	_	_	ns			
11	+ (7)	00 5	66 1	СС	C D	ח	Data valid after SCK edge	Master mode	_	_	32	_	_	50	no
"	11 t <sub>SUO</sub> <sup>(7)</sup>		ט	Data valid after SCK edge	Slave mode	_	_	52	_	_	160	ns			
12	+ (7)	СС	D	Data hold time for outputs	Master mode	0	_	_	0	_	_	- ns			
12	12 t <sub>HO</sub> <sup>(7)</sup>				Slave mode	8	_	_	13	_	_				

- 1. Operating conditions:  $C_1 = 10$  to 50 pF,  $Slew_{IN} = 3.5$  to 15 ns.
- 2. Maximum value is reached when CSn pad is configured as SLOW pad while SCK pad is configured as MEDIUM. A positive value means that SCK starts before CSn is asserted. DSPI2 has only SLOW SCK available.
- 3. Maximum value is reached when CSn pad is configured as MEDIUM pad while SCK pad is configured as SLOW. A positive value means that CSn is deasserted before SCK. DSPI0 and DSPI1 have only MEDIUM SCK available.
- The t<sub>CSC</sub> delay value is configurable through a register. When configuring t<sub>CSC</sub> (using PCSSCK and CSSCK fields in DSPI\_CTARx registers), delay between internal CS and internal SCK must be higher than Δt<sub>CSC</sub> to ensure positive t<sub>CSCext</sub>.
- 5. The  $t_{ASC}$  delay value is configurable through a register. When configuring  $t_{ASC}$  (using PASC and ASC fields in DSPI\_CTARx registers), delay between internal CS and internal SCK must be higher than  $\Delta t_{ASC}$  to ensure positive  $t_{ASCext}$ .
- 6. This delay value corresponds to SMPL\_PT = 00b which is bit field 9 and 8 of the DSPI\_MCR.
- 7. SCK and SOUT configured as MEDIUM pad

Table 50. LQFP64 mechanical data (continued)

Symbol		mm		inches <sup>(1)</sup>			
Symbol	Min	Тур	Max	Min	Тур	Max	
D1	9.8	10	10.2	0.3858	0.3937	0.4016	
D3	_	7.5	_	_	0.2953	_	
E	11.8	12	12.2	0.4646	0.4724	0.4803	
E1	9.8	10	10.2	0.3858	0.3937	0.4016	
E3	_	7.5	_	_	0.2953	_	
е	_	0.5	_	_	0.0197	_	
L	0.45	0.6	0.75	0.0177	0.0236	0.0295	
L1	_	1	_	_	0.0394	_	
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°	
ccc	_	_	0.08	_	_	0.0031	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

### 4.2.4 LBGA208

Seating plane Α D В D1 0000000000000000 RPNMLKJHGF 0000000000000000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 핀 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000000000000000 19 11 13 15 10 12 14 16 5 6 A1 corner index area Øb (208 balls) (See note 1) ØeeeM C A B ø fff M C  $\Rightarrow \oplus$ **Bottom view** 

Figure 37. LBGA208 package mechanical drawing

inches<sup>(1)</sup> mm Symbol **Notes** Min Min Typ Max Typ Max (2) Α 1.70 0.0669 Α1 0.30 0.0118 A2 1.085 0.0427 А3 0.30 0.0118 A4 0.80 0.0315 0.70 (3) b 0.50 0.60 0.0197 0.0236 0.0276

Table 53. LBGA208 mechanical data

577

The terminal A1 corner must be identified on the top surface by using a corner chamfer, ink or metallized markings, or other feature of package body or integral heatslug.
 A distinguishing feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.

Table 55. Document revision history (continued)

Date	Revision	Changes
		Changes between revisions 5 and 7
		Added LQFP64 package information
		Updated the "Features" section.
		Section "Introduction"
		- Relocated a note
		Table: "SPC560B40x/50x and SPC560C40x/50x device comparison"
		<ul> <li>Added footnote regarding SCI and CAN</li> </ul>
		Added eDMA block in the "SPC560B40x/50x and SPC560C40x/50x series block diagram" figure
		Removed alternate function information from "LQFP 100-pin configuration" and "LQFP 100-pin configuration" figures.
		Added "Functional port pin descriptions" table
		Deleted the "NVUSRO[WATCHDOG_EN] field description" section
		Table: "Absolute maximum ratings"
		<ul> <li>Removed the min value of V<sub>IN</sub> relative tio V<sub>DD</sub></li> </ul>
		Table "Recommended operating conditions (3.3 V)"
		- TV <sub>DD</sub> : made single row
		"Recommended operating conditions (5.0 V)"
		- deleted T <sub>A C-Grade Part,</sub> T <sub>J C-Grade Part,</sub> T <sub>A V-Grade Part,</sub> T <sub>J V-Grade Part,</sub> T <sub>A M-Grade Part,</sub> T <sub>J</sub>
		M-Grade Part, 'J C-Grade Part, 'A V-Grade Part, 'J V-Grade Part, 'A M-Grade Part, 'J M-Grad
		Table: "LQFP thermal characteristics"
		<ul> <li>Added more rows</li> </ul>
		<ul> <li>Rounded the values</li> </ul>
22-Jul-2010	7	Removed table "LBGA208 thermal characteristics"
		Table "I/O input DC electrical characteristics"
		- W <sub>FI</sub> : insered a footnote
		- W <sub>NFI</sub> : insered a footnote
		Table "I/O consuption"
		- Removed I <sub>DYNSEG</sub> row
		<ul> <li>Added "I/O weight " table</li> </ul>
		Replaced "nRSTIN" with "RESET" in the "RESET electrical characteristics" section.
		Table "Voltage regulator electrical characteristics"
		<ul> <li>Updated the values</li> </ul>
		<ul> <li>Removed I<sub>VREGREF</sub> and I<sub>VREDLVD12</sub></li> </ul>
		<ul> <li>Added a note about I<sub>DD_BC</sub></li> </ul>
		Table: "Low voltage monitor electrical characteristics"
		<ul> <li>changed min valueV<sub>LVDHV3L</sub>, from 2.7 to 2.6</li> </ul>
		<ul> <li>Inserted max value of V<sub>LVDLVCORL</sub></li> </ul>
		<ul> <li>Updated V<sub>PORH</sub> values</li> </ul>
		<ul> <li>Updated V<sub>LVDLVCORL</sub> value</li> </ul>
		Table "Low voltage power domain electrical characteristics"
		- Entirely updated
		Table "Program and erase specifications"
		- Inserted T <sub>eslat</sub> row
		Table "Flash power supply DC electrical characteristics"
		- Entirely updated

