



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | e200z0h |
| Core Size | 32-Bit Single-Core |
| Speed | 64MHz |
| Connectivity | CANbus, I ² C, LINbus, SCI, SPI |
| Peripherals | DMA, POR, PWM, WDT |
| Number of I/O | 79 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 48K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 28x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/spc560c50l3c6e0x |

| | | |
|--------|---|-----------|
| 3.16 | RESET electrical characteristics | 57 |
| 3.17 | Power management electrical characteristics | 60 |
| 3.17.1 | Voltage regulator electrical characteristics | 60 |
| 3.17.2 | Low voltage detector electrical characteristics | 65 |
| 3.18 | Power consumption | 66 |
| 3.19 | Flash memory electrical characteristics | 68 |
| 3.19.1 | Program/Erase characteristics | 68 |
| 3.19.2 | Flash power supply DC characteristics | 69 |
| 3.19.3 | Start-up/Switch-off timings | 70 |
| 3.20 | Electromagnetic compatibility (EMC) characteristics | 70 |
| 3.20.1 | Designing hardened software to avoid noise problems | 70 |
| 3.20.2 | Electromagnetic interference (EMI) | 71 |
| 3.20.3 | Absolute maximum ratings (electrical sensitivity) | 71 |
| 3.21 | Fast external crystal oscillator (4 to 16 MHz) electrical characteristics | 72 |
| 3.22 | Slow external crystal oscillator (32 kHz) electrical characteristics | 75 |
| 3.23 | FMPLL electrical characteristics | 77 |
| 3.24 | Fast internal RC oscillator (16 MHz) electrical characteristics | 78 |
| 3.25 | Slow internal RC oscillator (128 kHz) electrical characteristics | 79 |
| 3.26 | ADC electrical characteristics | 80 |
| 3.26.1 | Introduction | 80 |
| 3.26.2 | Input impedance and ADC accuracy | 80 |
| 3.26.3 | ADC electrical characteristics | 85 |
| 3.27 | On-chip peripherals | 87 |
| 3.27.1 | Current consumption | 87 |
| 3.27.2 | DSPI characteristics | 88 |
| 3.27.3 | Nexus characteristics | 96 |
| 3.27.4 | JTAG characteristics | 98 |
| 4 | Package characteristics | 99 |
| 4.1 | ECOPACK® | 99 |
| 4.2 | Package mechanical data | 99 |
| 4.2.1 | LQFP64 | 99 |
| 4.2.2 | LQFP100 | 101 |
| 4.2.3 | LQFP144 | 102 |
| 4.2.4 | LBGA208 | 104 |

Table 2. SPC560B40x/50x and SPC560C40x/50x device comparison⁽¹⁾ (continued)

| Feature | Device | | | | | | | | | | |
|---------|-----------------------|-----------------|-----------------|-----------------------|-----------------|-----------------------|-----------------|-----------------|-----------------------|-----------------|----------------------------|
| | SPC560B 40L1 | SPC560B 40L3 | SPC560B 40L5 | SPC560C 40L1 | SPC560C 40L3 | SPC560B 50L1 | SPC560B 50L3 | SPC560B 50L5 | SPC560C 50L1 | SPC560C 50L3 | SPC560B 50B2 |
| Debug | JTAG | | | | | | | | | | Nexus2+ |
| Package | LQFP64 ⁽⁹⁾ | LQFP100 | LQFP144 | LQFP64 ⁽⁹⁾ | LQFP100 | LQFP64 ⁽⁹⁾ | LQFP100 | LQFP144 | LQFP64 ⁽⁹⁾ | LQFP100 | LBGA208 ⁽¹⁰⁾ |

1. Feature set dependent on selected peripheral multiplexing—table shows example implementation.
2. Based on 125 °C ambient operating temperature.
3. See the eMIOS section of the device reference manual for information on the channel configuration and functions.
4. IC – Input Capture; OC – Output Compare; PWM – Pulse Width Modulation; MC – Modulus counter.
5. SCI0, SCI1 and SCI2 are available. SCI3 is not available.
6. CAN0, CAN1 are available. CAN2, CAN3, CAN4 and CAN5 are not available.
7. CAN0, CAN1 and CAN2 are available. CAN3, CAN4 and CAN5 are not available.
8. I/O count based on multiplexing with peripherals.
9. All LQFP64 information is indicative and must be confirmed during silicon validation.
10. LBGA208 available only as development package for Nexus2+.

Table 3. SPC560B40x/50x and SPC560C40x/50x series block summary

| Block | Function |
|---|---|
| Analog-to-digital converter (ADC) | Multi-channel, 10-bit analog-to-digital converter |
| Boot assist module (BAM) | A block of read-only memory containing VLE code which is executed according to the boot mode of the device |
| Clock monitor unit (CMU) | Monitors clock source (internal and external) integrity |
| Cross triggering unit (CTU) | Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT |
| Deserial serial peripheral interface (DSPI) | Provides a synchronous serial interface for communication with external devices |
| Error Correction Status Module (ECSM) | Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes |
| Enhanced Direct Memory Access (eDMA) | Performs complex data transfers with minimal intervention from a host processor via “n” programmable channels. |
| Enhanced modular input output system (eMIOS) | Provides the functionality to generate or measure events |
| Flash memory | Provides non-volatile storage for program code, constants and variables |
| FlexCAN (controller area network) | Supports the standard CAN communications protocol |
| Frequency-modulated phase-locked loop (FMPLL) | Generates high-speed system clocks and supports programmable frequency modulation |
| Internal multiplexer (IMUX) SIU subblock | Allows flexible mapping of peripheral interface on the different pins of the device |
| Inter-integrated circuit (I^2C TM) bus | A two wire bidirectional serial bus that provides a simple and efficient method of data exchange between devices |
| Interrupt controller (INTC) | Provides priority-based preemptive scheduling of interrupt requests |
| JTAG controller | Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode |
| LINFlex controller | Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load |
| Clock generation module (MC_CGM) | Provides logic and control required for the generation of system and peripheral clocks |
| Mode entry module (MC_ME) | Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications |
| Power control unit (MC_PCU) | Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called “power domains” which are controlled by the PCU |
| Reset generation module (MC_RGM) | Centralizes reset sources and manages the device reset sequence of the device |

Figure 4. LQFP 144-pin configuration




Table 6. Functional port pin descriptions (continued)

| Port pin | PCR | Alternate function ⁽¹⁾ | Function | Peripheral | I/O direction ⁽²⁾ | Pad type | RESET configuration | Pin number | | | |
|----------|---------|-----------------------------------|------------------------|------------|------------------------------|----------|---------------------|------------|---------|---------|------------------------|
| | | | | | | | | LQFP64 | LQFP100 | LQFP144 | LBGA208 ⁽³⁾ |
| PB[5] | PCR[21] | AF0 | GPIO[21] | SIUL | — | | | 35 | 53 | 75 | R16 |
| | | AF1 | — | — | — | | | | | | |
| | | AF2 | — | — | — | I | Tristate | | | | |
| | | AF3 | — | — | — | | | | | | |
| | | — | GPI[1] | ADC | — | | | | | | |
| PB[6] | PCR[22] | AF0 | GPIO[22] | SIUL | — | | | 36 | 54 | 76 | P15 |
| | | AF1 | — | — | — | | | | | | |
| | | AF2 | — | — | — | I | Tristate | | | | |
| | | AF3 | — | — | — | | | | | | |
| | | — | GPI[2] | ADC | — | | | | | | |
| PB[7] | PCR[23] | AF0 | GPIO[23] | SIUL | — | | | 37 | 55 | 77 | P16 |
| | | AF1 | — | — | — | | | | | | |
| | | AF2 | — | — | — | I | Tristate | | | | |
| | | AF3 | — | — | — | | | | | | |
| | | — | GPI[3] | ADC | — | | | | | | |
| PB[8] | PCR[24] | AF0 | GPIO[24] | SIUL | — | | | 30 | 39 | 53 | R9 |
| | | AF1 | — | — | — | | | | | | |
| | | AF2 | — | — | — | I | Tristate | | | | |
| | | AF3 | — | — | — | | | | | | |
| | | — | ANS[0] | ADC | — | | | | | | |
| PB[9] | PCR[25] | AF0 | GPIO[25] | SIUL | — | | | 29 | 38 | 52 | T9 |
| | | AF1 | — | — | — | | | | | | |
| | | AF2 | — | — | — | I | Tristate | | | | |
| | | AF3 | — | — | — | | | | | | |
| | | — | ANS[1] | ADC | — | | | | | | |
| PB[10] | PCR[26] | AF0 | GPIO[26] | SIUL | I/O | | | 31 | 40 | 54 | P9 |
| | | AF1 | — | — | — | | | | | | |
| | | AF2 | — | — | — | J | Tristate | | | | |
| | | AF3 | — | — | — | | | | | | |
| | | — | ANS[2] | ADC | — | | | | | | |
| | | — | WKPU[8] ⁽⁴⁾ | WKPU | I | | | | | | |

Table 6. Functional port pin descriptions (continued)

| Port pin | PCR | Alternate function ⁽¹⁾ | Function | Peripheral | I/O direction ⁽²⁾ | Pad type | RESET configuration | Pin number | | | |
|----------|----------|-----------------------------------|--|-------------------------------------|------------------------------|----------|---------------------|------------|---------|---------|------------------------|
| | | | | | | | | LQFP64 | LQFP100 | LQFP144 | LBGA208 ⁽³⁾ |
| PG[15] | PCR[111] | AF0 AF1 AF2 AF3 | GPIO[111] E1UC[1] — — | SIUL eMIOS_1 — — | I/O I/O — — | M | Tristate | — | — | 111 | B13 |
| PH[0] | PCR[112] | AF0 AF1 AF2 AF3 — | GPIO[112] E1UC[2] — — SIN1 | SIUL eMIOS_1 — — DSPI_1 | I/O I/O — — I | M | Tristate | — | — | 93 | F13 |
| PH[1] | PCR[113] | AF0 AF1 AF2 AF3 | GPIO[113] E1UC[3] SOUT1 — | SIUL eMIOS_1 DSPI_1 — | I/O I/O O — | M | Tristate | — | — | 94 | F14 |
| PH[2] | PCR[114] | AF0 AF1 AF2 AF3 | GPIO[114] E1UC[4] SCK_1 — | SIUL eMIOS_1 DSPI_1 — | I/O I/O I/O — | M | Tristate | — | — | 95 | F16 |
| PH[3] | PCR[115] | AF0 AF1 AF2 AF3 | GPIO[115] E1UC[5] CS0_1 — | SIUL eMIOS_1 DSPI_1 — | I/O I/O I/O — | M | Tristate | — | — | 96 | F15 |
| PH[4] | PCR[116] | AF0 AF1 AF2 AF3 | GPIO[116] E1UC[6] — — | SIUL eMIOS_1 — — | I/O I/O — — | M | Tristate | — | — | 134 | A6 |
| PH[5] | PCR[117] | AF0 AF1 AF2 AF3 | GPIO[117] E1UC[7] — — | SIUL eMIOS_1 — — | I/O I/O — — | S | Tristate | — | — | 135 | B6 |
| PH[6] | PCR[118] | AF0 AF1 AF2 AF3 | GPIO[118] E1UC[8] — MA[2] | SIUL eMIOS_1 — ADC | I/O I/O — O | M | Tristate | — | — | 136 | D5 |

Table 18. SLOW configuration output buffer electrical characteristics (continued)

| Symbol | C | Parameter | Conditions ⁽¹⁾ | Value | | | Unit | |
|-----------------|----|--|---------------------------|--|-----|-----|--------------------|---|
| | | | | Min | Typ | Max | | |
| V _{OL} | CC | Output low level SLOW configuration | Push Pull | I _{OL} = 2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended) | — | — | 0.1V _{DD} | V |
| | | | | I _{OL} = 2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽²⁾ | — | — | 0.1V _{DD} | |
| | | | | I _{OL} = 1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended) | — | — | 0.5 | |

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

2. The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Table 19. MEDIUM configuration output buffer electrical characteristics

| Symbol | C | Parameter | Conditions ⁽¹⁾ | Value | | | Unit | |
|-----------------|----|---|---------------------------|---|----------------------|-----|--------------------|---|
| | | | | Min | Typ | Max | | |
| V _{OH} | CC | Output high level MEDIUM configuration | Push Pull | I _{OH} = -3.8 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 | 0.8V _{DD} | — | — | V |
| | | | | I _{OH} = -2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended) | 0.8V _{DD} | — | — | |
| | | | | I _{OH} = -1 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽²⁾ | 0.8V _{DD} | — | — | |
| | | | | I _{OH} = -1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended) | V _{DD} -0.8 | — | — | |
| | | | | I _{OH} = -100 µA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 | 0.8V _{DD} | — | — | |
| V _{OL} | CC | Output low level MEDIUM configuration | Push Pull | I _{OL} = 3.8 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 | — | — | 0.2V _{DD} | V |
| | | | | I _{OL} = 2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended) | — | — | 0.1V _{DD} | |
| | | | | I _{OL} = 1 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽²⁾ | — | — | 0.1V _{DD} | |
| | | | | I _{OL} = 1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended) | — | — | 0.5 | |
| | | | | I _{OL} = 100 µA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 | — | — | 0.1V _{DD} | |

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

2. The configuration PAD3V5 = 1 when $V_{DD} = 5$ V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Table 20. FAST configuration output buffer electrical characteristics

| Symbol | C | Parameter | Conditions ⁽¹⁾ | Value | | | Unit | |
|----------|----|---|---------------------------|--|--------------|-----|-------------|---|
| | | | | Min | Typ | Max | | |
| V_{OH} | CC | Output high level FAST configuration | Push Pull | $I_{OH} = -14\text{mA}$, $V_{DD} = 5.0\text{ V} \pm 10\%$, PAD3V5V = 0 (recommended) | $0.8V_{DD}$ | — | — | V |
| | | | | $I_{OH} = -7\text{mA}$, $V_{DD} = 5.0\text{ V} \pm 10\%$, PAD3V5V = 1 ⁽²⁾ | $0.8V_{DD}$ | — | — | |
| | | | | $I_{OH} = -11\text{mA}$, $V_{DD} = 3.3\text{ V} \pm 10\%$, PAD3V5V = 1 (recommended) | $V_{DD}-0.8$ | — | — | |
| V_{OL} | CC | Output low level FAST configuration | Push Pull | $I_{OL} = 14\text{mA}$, $V_{DD} = 5.0\text{ V} \pm 10\%$, PAD3V5V = 0 (recommended) | — | — | $0.1V_{DD}$ | V |
| | | | | $I_{OL} = 7\text{mA}$, $V_{DD} = 5.0\text{ V} \pm 10\%$, PAD3V5V = 1 ⁽²⁾ | — | — | $0.1V_{DD}$ | |
| | | | | $I_{OL} = 11\text{mA}$, $V_{DD} = 3.3\text{ V} \pm 10\%$, PAD3V5V = 1 (recommended) | — | — | 0.5 | |

1. $V_{DD} = 3.3\text{ V} \pm 10\% / 5.0\text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified

2. The configuration PAD3V5 = 1 when $V_{DD} = 5$ V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

3.15.4 Output pin transition times

Table 21. Output pin transition times

| Symbol | C | Parameter | Conditions ⁽¹⁾ | Value | | | Unit | |
|----------|----|---|---|--|-----|-----|------|----|
| | | | | Min | Typ | Max | | |
| t_{tr} | CC | Output transition time output pin ⁽²⁾ SLOW configuration | $C_L = 25\text{ pF}$ $C_L = 50\text{ pF}$ $C_L = 100\text{ pF}$ | $V_{DD} = 5.0\text{ V} \pm 10\%$, PAD3V5V = 0 | — | — | 50 | ns |
| | | | | | — | — | 100 | |
| | | | | | — | — | 125 | |
| | | | $C_L = 25\text{ pF}$ $C_L = 50\text{ pF}$ $C_L = 100\text{ pF}$ | $V_{DD} = 3.3\text{ V} \pm 10\%$, PAD3V5V = 1 | — | — | 50 | |
| | | | | | — | — | 100 | |
| | | | | | — | — | 125 | |

Table 24. I/O weight⁽¹⁾ (continued)

| Supply segment | | | Pad | LQFP144/LQFP100 | | | | LQFP64 ⁽²⁾ | | | |
|----------------|-------------|------------|-----|---------------------------|---------|--------------|---------|-----------------------|---------|--------------|---------|
| | | | | Weight 5 V | | Weight 3.3 V | | Weight 5 V | | Weight 3.3 V | |
| LQFP 144 | LQFP 100 | LQFP 64 | | SRC ⁽³⁾ = 0 | SRC = 1 | SRC = 0 | SRC = 1 | SRC = 0 | SRC = 1 | SRC = 0 | SRC = 1 |
| 2 | 2 | PB[9] | 1% | — | 1% | — | 1% | — | 1% | — | — |
| | | PB[8] | 1% | — | 1% | — | 1% | — | 1% | — | — |
| | | PB[10] | 6% | — | 7% | — | 6% | — | 7% | — | — |
| | — | PF[0] | 6% | — | 7% | — | — | — | — | — | — |
| | — | PF[1] | 7% | — | 8% | — | — | — | — | — | — |
| | — | PF[2] | 7% | — | 8% | — | — | — | — | — | — |
| | — | PF[3] | 7% | — | 9% | — | — | — | — | — | — |
| | — | PF[4] | 8% | — | 9% | — | — | — | — | — | — |
| | — | PF[5] | 8% | — | 10% | — | — | — | — | — | — |
| | — | PF[6] | 8% | — | 10% | — | — | — | — | — | — |
| | — | PF[7] | 9% | — | 10% | — | — | — | — | — | — |
| | 2 | PD[0] | 1% | — | 1% | — | — | — | — | — | — |
| | | PD[1] | 1% | — | 1% | — | — | — | — | — | — |
| | | PD[2] | 1% | — | 1% | — | — | — | — | — | — |
| | | PD[3] | 1% | — | 1% | — | — | — | — | — | — |
| | | PD[4] | 1% | — | 1% | — | — | — | — | — | — |
| | | PD[5] | 1% | — | 1% | — | — | — | — | — | — |
| | | PD[6] | 1% | — | 1% | — | — | — | — | — | — |
| | | PD[7] | 1% | — | 1% | — | — | — | — | — | — |
| | 2 | PD[8] | 1% | — | 1% | — | — | — | — | — | — |
| 2 | 2 | PB[4] | 1% | — | 1% | — | 1% | — | 1% | — | — |
| | | PB[5] | 1% | — | 1% | — | 1% | — | 2% | — | — |
| | | PB[6] | 1% | — | 1% | — | 1% | — | 2% | — | — |
| | | PB[7] | 1% | — | 1% | — | 1% | — | 2% | — | — |
| | — | PD[9] | 1% | — | 1% | — | — | — | — | — | — |
| | — | PD[10] | 1% | — | 1% | — | — | — | — | — | — |
| | — | PD[11] | 1% | — | 1% | — | — | — | — | — | — |
| | 2 | PB[11] | 11% | — | 13% | — | 17% | — | 21% | — | — |
| | — | PD[12] | 11% | — | 13% | — | — | — | — | — | — |
| | 2 | PB[12] | 11% | — | 13% | — | 18% | — | 21% | — | — |
| | — | PD[13] | 10% | — | 12% | — | — | — | — | — | — |

3.17 Power management electrical characteristics

3.17.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply V_{DD_LV} from the high voltage ballast supply V_{DD_BV} . The regulator itself is supplied by the common I/O supply V_{DD} . The following supplies are involved:

- HV—High voltage external power supply for voltage regulator module. This must be provided externally through VDD_HV power pin.
- BV—High voltage external power supply for internal ballast module. This must be provided externally through VDD_BV power pin. Voltage values should be aligned with V_{DD} .
- LV—Low voltage internal power supply for core, FMPLL and flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability capacitor. It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
 - LV_COR—Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
 - LV_CFLA—Low voltage supply for code flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
 - LV_DFLA—Low voltage supply for data flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
 - LV_PLL—Low voltage supply for FMPLL. It is shorted to LV_COR through double bonding.

Table 26. Voltage regulator electrical characteristics

| Symbol | C | Parameter | Conditions ⁽¹⁾ | Value | | | Unit |
|------------------------------|----|---|---|-----------------------|--------------------|-------|------|
| | | | | Min | Typ | Max | |
| C _{REGn} | SR | Internal voltage regulator external capacitance | — | 200 | — | 500 | nF |
| R _{REG} | SR | Stability capacitor equivalent serial resistance | Range: 10 kHz to 20 MHz | — | — | 0.2 | W |
| C _{DEC1} | SR | Decoupling capacitance ⁽²⁾ ballast | V _{DD_BV} /V _{SS_LV} pair: V _{DD_BV} = 4.5 V to 5.5 V | 100 ⁽³⁾ | 470 ⁽⁴⁾ | — | nF |
| | | | V _{DD_BV} /V _{SS_LV} pair: V _{DD_BV} = 3 V to 3.6 V | 400 | | — | |
| C _{DEC2} | SR | Decoupling capacitance regulator supply | V _{DD} /V _{SS} pair | 10 | 100 | — | nF |
| dV _{DD} /dt | SR | Maximum slope on V _{DD} | — | — | 250 | mV/μs | |
| ΔV _{DD(STDBY)} | SR | Maximum instant variation on V _{DD} during standby exit | — | — | 30 | mV | |
| dV _{DD(STDBY)} /dt | SR | Maximum slope on V _{DD} during standby exit | — | — | 15 | mV/μs | |
| V _{MREG} | CC | Main regulator output voltage | Before exiting from reset | — | 1.32 | — | V |
| | | | After trimming | 1.16 | 1.28 | — | |
| I _{MREG} | SR | Main regulator current provided to V _{DD_LV} domain | — | — | — | 150 | mA |
| I _{MREGINT} | CC | Main regulator module current consumption | I _{MREG} = 200 mA | — | — | 2 | mA |
| | | | I _{MREG} = 0 mA | — | — | 1 | |
| V _{LPREG} | CC | P Low power regulator output voltage | After trimming | 1.16 | 1.28 | — | V |
| I _{LPREG} | SR | Low power regulator current provided to V _{DD_LV} domain | — | — | — | 15 | mA |
| I _{LPREGINT} | CC | Low power regulator module current consumption | I _{LPREG} = 15 mA; T _A = 55 °C | — | — | 600 | μA |
| | | | I _{LPREG} = 0 mA; T _A = 55 °C | — | 5 | — | |
| V _{ULPREG} | CC | P Ultra low power regulator output voltage | After trimming | 1.16 | 1.28 | — | V |

$$ESR_{STDBY(MAX)} = |\Delta VDD(STDBY)| / (I_{DD_BV} - 200 \text{ mA}) = (30 \text{ mV}) / (100 \text{ mA}) = 0.3 \Omega$$

$$C_{STDBY(MIN)} = (I_{DD_BV} - 200 \text{ mA}) / dVDD(STDBY)/dt = (300 \text{ mA} - 200 \text{ mA}) / (15 \text{ mV}/\mu\text{s}) = 6.7 \mu\text{F}$$

In case optimization is required, $C_{STDBY(MIN)}$ and $ESR_{STDBY(MAX)}$ should be calculated based on the regulator characteristics as well as the board V_{DD} plane characteristics.


3.17.2 Low voltage detector electrical characteristics

The device implements a Power-on Reset (POR) module to ensure correct power-up initialization, as well as four low voltage detectors (LVDs) to monitor the V_{DD} and the V_{DD_LV} voltage while device is supplied:

- POR monitors V_{DD} during the power-up phase to ensure device is maintained in a safe reset state (refer to RGM Destructive Event Status (RGM_DES) Register flag F_POR in device reference manual)
- LVDHV3 monitors V_{DD} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27 in device reference manual)
- LVDHV5 monitors V_{DD} when application uses device in the $5.0 \text{ V} \pm 10\%$ range (refer to RGM Functional Event Status (RGM_FES) Register flag F_LVD45 in device reference manual)
- LVDLVCOR monitors power domain No. 1 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD1 in device reference manual)
- LVDLVBKP monitors power domain No. 0 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD0 in device reference manual)

Note: When enabled, power domain No. 2 is monitored through LVDLVBKP.

Figure 12. Low voltage detector vs reset



Note:

Figure 12: Low voltage detector vs reset does not apply to LVDHV5 low voltage detector because LVDHV5 is automatically disabled during reset and it must be enabled by software again. Once the device is forced to reset by LVDHV5, the LVDHV5 is disabled and reset is

2. A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

3.20.3.2 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

Table 36. Latch-up results

| Symbol | C | Parameter | Conditions | Class |
|--------|----|-----------|---|------------|
| LU | CC | T | Static latch-up class $T_A = 125^\circ\text{C}$ conforming to JESD 78 | II level A |

3.21 Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

The device provides an oscillator/resonator driver. [Figure 13](#) describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

[Table 37](#) provides the parameter description of 4 MHz to 16 MHz crystals used for the design simulations.

Figure 14. Fast external crystal oscillator (4 to 16 MHz) timing diagram




Table 38. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

| Symbol | C | Parameter | Conditions ⁽¹⁾ | Value | | | Unit |
|---|------|---|--|-------|------|------|------|
| | | | | Min | Typ | Max | |
| f _{F_{OSC}} | SR | Fast external crystal oscillator frequency | — | 4.0 | — | 16.0 | MHz |
| g _{mF_{OSC}} | CC C | Fast external crystal oscillator transconductance | V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 OSCILLATOR_MARGIN = 0 | 2.2 | — | 8.2 | mA/V |
| | CC P | | V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 OSCILLATOR_MARGIN = 0 | 2.0 | — | 7.4 | |
| | CC C | | V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 OSCILLATOR_MARGIN = 1 | 2.7 | — | 9.7 | |
| | CC C | | V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 OSCILLATOR_MARGIN = 1 | 2.5 | — | 9.2 | |
| V _{F_{OSC}} | CC T | Oscillation amplitude at EXTAL | f _{OSC} = 4 MHz, OSCILLATOR_MARGIN = 0 | 1.3 | — | — | V |
| | CC T | | f _{OSC} = 16 MHz, OSCILLATOR_MARGIN = 1 | 1.3 | — | — | |
| V _{F_{OSCOP}} | CC C | Oscillation operating point | — | — | 0.95 | — | V |
| I _{F_{OSC}} ⁽²⁾ | CC T | Fast external crystal oscillator consumption | — | — | 2 | 3 | mA |
| t _{F_{OSC}CSU} | CC T | Fast external crystal oscillator start-up time | f _{OSC} = 4 MHz, OSCILLATOR_MARGIN = 0 | — | — | 6 | ms |
| | | | f _{OSC} = 16 MHz, OSCILLATOR_MARGIN = 1 | — | — | 1.8 | |

Table 47. DSPI characteristics⁽¹⁾ (continued)

| No. | Symbol | C | Parameter | DSPI0/DSPI1 | | | DSPI2 | | | Unit | |
|-----|-----------------|----|------------------------------|-------------|-----------|-----|-------|-----------|-----|------|----|
| | | | | Min | Typ | Max | Min | Typ | Max | | |
| 9 | t_{SUI} | SR | D Data setup time for inputs | Master mode | 43 | — | — | 145 | — | — | ns |
| | | | | Slave mode | 5 | — | — | 5 | — | — | |
| 10 | t_{HI} | SR | D Data hold time for inputs | Master mode | 0 | — | — | 0 | — | — | ns |
| | | | | Slave mode | $2^{(6)}$ | — | — | $2^{(6)}$ | — | — | |
| 11 | $t_{SUO}^{(7)}$ | CC | D Data valid after SCK edge | Master mode | — | — | 32 | — | — | 50 | ns |
| | | | | Slave mode | — | — | 52 | — | — | 160 | |
| 12 | $t_{HO}^{(7)}$ | CC | D Data hold time for outputs | Master mode | 0 | — | — | 0 | — | — | ns |
| | | | | Slave mode | 8 | — | — | 13 | — | — | |

1. Operating conditions: $C_L = 10$ to 50 pF, $Slew_{IN} = 3.5$ to 15 ns.
2. Maximum value is reached when CSn pad is configured as SLOW pad while SCK pad is configured as MEDIUM. A positive value means that SCK starts before CSn is asserted. DSPI2 has only SLOW SCK available.
3. Maximum value is reached when CSn pad is configured as MEDIUM pad while SCK pad is configured as SLOW. A positive value means that CSn is deasserted before SCK. DSPI0 and DSPI1 have only MEDIUM SCK available.
4. The t_{CSC} delay value is configurable through a register. When configuring t_{CSC} (using PCSSCK and CSSCK fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than Δt_{CSC} to ensure positive t_{CSCext} .
5. The t_{ASC} delay value is configurable through a register. When configuring t_{ASC} (using PASC and ASC fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than Δt_{ASC} to ensure positive t_{ASCext} .
6. This delay value corresponds to SMPL_PT = 00b which is bit field 9 and 8 of the DSPI_MCR.
7. SCK and SOUT configured as MEDIUM pad

Table 50. LQFP64 mechanical data (continued)

| Symbol | mm | | | inches ⁽¹⁾ | | |
|--------|------|------|------|-----------------------|--------|--------|
| | Min | Typ | Max | Min | Typ | Max |
| D1 | 9.8 | 10 | 10.2 | 0.3858 | 0.3937 | 0.4016 |
| D3 | — | 7.5 | — | — | 0.2953 | — |
| E | 11.8 | 12 | 12.2 | 0.4646 | 0.4724 | 0.4803 |
| E1 | 9.8 | 10 | 10.2 | 0.3858 | 0.3937 | 0.4016 |
| E3 | — | 7.5 | — | — | 0.2953 | — |
| e | — | 0.5 | — | — | 0.0197 | — |
| L | 0.45 | 0.6 | 0.75 | 0.0177 | 0.0236 | 0.0295 |
| L1 | — | 1 | — | — | 0.0394 | — |
| k | 0.0° | 3.5° | 7.0° | 0.0° | 3.5° | 7.0° |
| ccc | — | — | 0.08 | — | — | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

4.2.2 LQFP100

Figure 35. LQFP100 package mechanical drawing





Table 51. LQFP100 mechanical data

| Symbol | mm | | | inches ⁽¹⁾ | | |
|--------|--------|--------|--------|-----------------------|--------|--------|
| | Min | Typ | Max | Min | Typ | Max |
| A | — | — | 1.600 | — | — | 0.0630 |
| A1 | 0.050 | — | 0.150 | 0.0020 | — | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| c | 0.090 | — | 0.200 | 0.0035 | — | 0.0079 |
| D | 15.800 | 16.000 | 16.200 | 0.6220 | 0.6299 | 0.6378 |
| D1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 |
| D3 | — | 12.000 | — | — | 0.4724 | — |
| E | 15.800 | 16.000 | 16.200 | 0.6220 | 0.6299 | 0.6378 |

4.2.4 LBGA208

Figure 37. LBGA208 package mechanical drawing



1. The terminal A1 corner must be identified on the top surface by using a corner chamfer, ink or metallized markings, or other feature of package body or integral heatslug. A distinguishing feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.

Table 53. LBGA208 mechanical data

| Symbol | mm | | | inches ⁽¹⁾ | | | Notes |
|--------|------|-------|------|-----------------------|--------|--------|-------|
| | Min | Typ | Max | Min | Typ | Max | |
| A | — | — | 1.70 | — | — | 0.0669 | (2) |
| A1 | 0.30 | — | — | 0.0118 | — | — | — |
| A2 | — | 1.085 | — | — | 0.0427 | — | — |
| A3 | — | 0.30 | — | — | 0.0118 | — | — |
| A4 | — | — | 0.80 | — | — | 0.0315 | — |
| b | 0.50 | 0.60 | 0.70 | 0.0197 | 0.0236 | 0.0276 | (3) |

Table 55. Document revision history (continued)

| Date | Revision | Changes |
|-------------|----------|--|
| 22-Jul-2010 | 7 | <p>Changes between revisions 5 and 7</p> <p>Added LQFP64 package information</p> <p>Updated the “Features” section.</p> <p>Section “Introduction”</p> <ul style="list-style-type: none"> – Relocated a note <p>Table: “SPC560B40x/50x and SPC560C40x/50x device comparison”</p> <ul style="list-style-type: none"> – Added footnote regarding SCI and CAN <p>Added eDMA block in the “SPC560B40x/50x and SPC560C40x/50x series block diagram” figure</p> <p>Removed alternate function information from “LQFP 100-pin configuration” and “LQFP 100-pin configuration” figures.</p> <p>Added “Functional port pin descriptions” table</p> <p>Deleted the “NVUSRO[WATCHDOG_EN] field description” section</p> <p>Table: “Absolute maximum ratings”</p> <ul style="list-style-type: none"> – Removed the min value of V_{IN} relative to V_{DD} <p>Table “Recommended operating conditions (3.3 V)”</p> <ul style="list-style-type: none"> – T_{VDD}: made single row <p>“Recommended operating conditions (5.0 V)”</p> <ul style="list-style-type: none"> – deleted T_A C-Grade Part, T_J C-Grade Part, T_A V-Grade Part, T_J V-Grade Part, T_A M-Grade Part, T_J M-Grade Part rows <p>Table: “LQFP thermal characteristics”</p> <ul style="list-style-type: none"> – Added more rows – Rounded the values <p>Removed table “LBGA208 thermal characteristics”</p> <p>Table “I/O input DC electrical characteristics”</p> <ul style="list-style-type: none"> – W_{FI}: inserted a footnote – W_{NF}: inserted a footnote <p>Table “I/O consumption”</p> <ul style="list-style-type: none"> – Removed I_{DYNSEG} row – Added “I/O weight” table <p>Replaced “nRSTIN” with “RESET” in the “RESET electrical characteristics” section.</p> <p>Table “Voltage regulator electrical characteristics”</p> <ul style="list-style-type: none"> – Updated the values – Removed $I_{VREGREF}$ and $I_{VREDLVD12}$ – Added a note about I_{DD_BC} <p>Table: “Low voltage monitor electrical characteristics”</p> <ul style="list-style-type: none"> – changed min value $V_{LVDHV3L}$, from 2.7 to 2.6 – Inserted max value of $V_{LVDLVCORL}$ – Updated V_{PORH} values – Updated $V_{LVDLVCORL}$ value <p>Table “Low voltage power domain electrical characteristics”</p> <ul style="list-style-type: none"> – Entirely updated <p>Table “Program and erase specifications”</p> <ul style="list-style-type: none"> – Inserted T_{eslat} row <p>Table “Flash power supply DC electrical characteristics”</p> <ul style="list-style-type: none"> – Entirely updated |

Table 55. Document revision history (continued)

| Date | Revision | Changes |
|-------------|----------|---|
| 18-Jan-2013 | 11 | <p>In the cover feature list, replaced “System watchdog timer” with “Software watchdog timer”</p> <p><i>Table 3 (SPC560B40x/50x and SPC560C40x/50x series block summary)</i>, replaced “System watchdog timer” with “Software watchdog timer” and specified AUTOSAR (Automotive Open System Architecture)</p> <p><i>Table 6 (Functional port pin descriptions)</i>, replaced VDD with VDD_HV</p> <p><i>Figure 9 (Voltage regulator capacitance connection)</i>, updated pin name appearance</p> <p>Renamed <i>Figure 10 (V_{DD_HV} and V_{DD_BV} maximum slope)</i> (was “VDD and VDD_BV maximum slope”) and replaced VDD_HV(MIN) with VPORH(MAX)</p> <p>Renamed <i>Figure 11 (V_{DD_HV} and V_{DD_BV} supply constraints during STANDBY mode exit)</i> (was “VDD and VDD_BV supply constraints during STANDBY mode exit”)</p> <p><i>Table 13 (Recommended operating conditions (3.3 V))</i>, added minimum value of T_{VDD} and footnote about it.</p> <p><i>Table 14 (Recommended operating conditions (5.0 V))</i>, added minimum value of T_{VDD} and footnote about it.</p> <p>Section 3.17.1, Voltage regulator electrical characteristics: replaced “slew rate of V_{DD}/V_{DD_BV}” with “slew rate of both V_{DD_HV} and V_{DD_BV}” replaced “When STANDBY mode is used, further constraints apply to the V_{DD}/V_{DD_BV} in order to guarantee correct regulator functionality during STANDBY exit.” with “When STANDBY mode is used, further constraints are applied to the both V_{DD_HV} and V_{DD_BV} in order to guarantee correct regulator function during STANDBY exit.”</p> <p><i>Table 28 (Power consumption on VDD_BV and VDD_HV)</i>, updated footnotes of I_{DDMAX} and I_{DDRUN} stating that both currents are drawn only from the V_{DD_BV} pin.</p> <p><i>Table 32 (Flash memory power supply DC electrical characteristics)</i>, in the parameter column replaced V_{DD_BV} and V_{DD_HV} respectively with VDD_BV and VDD_HV.</p> <p><i>Table 46 (On-chip peripherals current consumption)</i>, in the parameter column replaced V_{DD_BV}, V_{DD_HV} and V_{DD_HV_ADC} respectively with VDD_BV, VDD_HV and VDD_HV_ADC</p> <p>Updated <i>Section 3.26.2, Input impedance and ADC accuracy</i></p> <p><i>Table 47 (DSPI characteristics)</i>, modified symbol for t_{PCSC} and t_{PASC}</p> |
| 18-Sep-2013 | 12 | Updated Disclaimer. |
| 03-Feb-2015 | 13 | <p>In <i>Table 2: SPC560B40x/50x and SPC560C40x/50x device comparison</i>: – changed the MPC5604BxLH entry for CAN (FlexCAN) from 3⁷ to 2⁶. – updated tablenote 7.</p> <p>In <i>Table 14: Recommended operating conditions (5.0 V)</i>, updated tablenote 5 to: “1 µF (electrolytic/tantalum) + 47 nF (ceramic) capacitance needs to be provided between V_{DD_ADC}/V_{SS_ADC} pair. Another ceramic cap of 10nF with low inductance package can be added”.</p> <p>In <i>Section 3.17.2: Low voltage detector electrical characteristics</i>, added a note on LVHVD5 detector.</p> <p>In <i>Section 5: Ordering information</i>, added a note: “Not all options are available on all devices”.</p> |