



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Data:la	
Details	
Product Status	Obsolete
Core Processor	F ² MC-16FX
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SCI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	64
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 21x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f633abpmc-gse2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Contents


1. P	Product Lineup	5
	Block Diagram	
	rin Assignment	
	Pin Description	
	rin Circuit Type	
6. I/	O Circuit Type	13
	Memory Map	
	AMSTART Addresses	
9. U	Jser ROM Memory Map For Flash Devices	20
10. S	Serial Programming Communication Interface	21
11. ln	nterrupt Vector Table	22
12. H	landling Precautions	26
12.1	Precautions for Product Design	26
12.2	Precautions for Package Mounting	27
12.3	Precautions for Use Environment	28
13. H	landling Devices	29
13.1	Latch-up prevention	29
13.2	Unused pins handling	29
13.3	External clock usage	30
13.3.	.1 Single phase external clock for Main oscillator	30
	.2 Single phase external clock for Sub oscillator	
13.3.	.3 Opposite phase external clock	
13.4	Notes on PLL clock mode operation	
13.5	Power supply pins (V _{co} /V _{ss})	30
13.6	Crystal oscillator and ceramic resonator circuit	
13.7	Turn on sequence of power supply to A/D converter and analog inputs	
13.8	Pin handling when not using the A/D converter	
13.9	Notes on Power-on	
13.10		
	1 Serial communication	
	2 Mode Pin (MD)	
14. E	lectrical Characteristics	
14.1	Absolute Maximum Ratings	
14.2	5 1 1 1 1 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
14.3		
	1 Current Rating	
	2 Pin Characteristics	
	AC Characteristics	
	1 Main Clock Input Characteristics	
	2 Sub Clock Input Characteristics	
	3 Built-in RC Oscillation Characteristics	
	4 Internal Clock Timing	
	5 Operating Conditions of PLL	
	6 Reset Input	
	7 Power-on Reset Timing	
14.4.	.8 USART Timing	46



Pin name	Feature	Description					
TXn	CAN	CAN interface n TX output pin					
Vcc	Supply	Power supply pin					
Vss	Supply	Power supply pin					
WOT	RTC	Real Time clock output pin					
WOT_R	RTC	Relocated Real Time clock output pin					
X0	Clock	Oscillator input pin					
X0A	Clock	Subclock Oscillator input pin					
X1	Clock	Oscillator output pin					
X1A	Clock	Subclock Oscillator output pin					
ZINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin					



6. I/O Circuit Type





Туре	Circuit	Remarks
K	Pull-up control	CMOS level output (I _{OL} = 4mA, I _{OH} = -4mA) Automotive input with input
	P-ch P-ch Pout	shutdown function • Programmable pull-up resistor • Analog input
	N-ch Nout	
	Standby control Automotive input for input shutdown	
	Analog input	
М	Pull-up control	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor
	P-ch P-ch Pout	
	N-ch Nout Hysteresis input	
	Standby control for input shutdown	
N	Pull-up control	CMOS level output (I _{OL} = 3mA, I _{OH} = -3mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor
	P-ch P-ch Pout	*: N-channel transistor has slew rate control according to I ² C spec, irrespective of usage.
	N-ch Nout* R AAA Hysteresis input	
	Standby control To The	



7. Memory Map

FF:FFFF _H DE:0000 _H	USER ROM*1
DD:FFFF _H	Reserved
0F:C000 _H	Boot-ROM
0E:9000 _H	Peripheral
01:0000 _H	Reserved
00:8000 _Н	ROM/RAM MIRROR
RAMSTART0*2	Internal RAM bank0
00:0C00 _H	Reserved
00:0380 _H	Peripheral
00:0180 _H	GPR*3
00:0100 _H	DMA
00:00F0 _H	Reserved
00:0000 _H	Peripheral

^{*1:} For details about USER ROM area, see "User ROM Memory Map For Flash Devices" on the following pages.

GPR: General-Purpose Register

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.

 $[\]ensuremath{^{^{*2}}\!\!}$: For RAMSTART Addresses, see the table on the next page.

 $^{^{*3}}$: Unused GPR banks can be used as RAM area.



8. RAMSTART Addresses

Devices	Bank 0 RAM size	RAMSTART0
MB96F633	10KB	00:5A00 _н
MB96F635	16KB	00:4200 _H
MB96F636	24KB	00:2200 _H
MB96F637	28KB	00:1200 _H



9. User ROM Memory Map For Flash Devices

		MB96F633	MB96F635	MB96F636	MB96F637	
CPU mode address	Flash memory mode address	Flash size 64.5KB + 32KB	Flash size 128.5KB + 32KB	Flash size 256.5KB + 32KB	Flash size 384.5KB + 32KB	
FF:FFFF _H FF:0000 _H	3F:FFFF _H 3F:0000 _H	SA39 - 64KB	SA39 - 64KB	SA39 - 64KB	SA39 - 64KB	
FE:FFFF _H FE:0000 _H	3E:FFFF _H 3E:0000 _H		SA38 - 64KB	SA38 - 64KB	SA38 - 64KB	
FD:FFFF _H FD:0000 _H	3D:FFFF _H 3D:0000 _H			SA37 - 64KB	SA37 - 64KB	
FC:FFFF _H FC:0000 _H	3C:FFFF _H 3C:0000 _H			SA36 - 64KB	SA36 - 64KB	Bank A of Flash A
FB:FFFF _H FB:0000 _H	3B:FFFF _H 3B:0000 _H				SA35 - 64KB	
FA:FFFF _H FA:0000 _H	3A:FFFF _H 3A:0000 _H				SA34 - 64KB	
PF:A000 _H	45-05-55	Reserved	Reserved	Reserved	Reserved	
DF:9FFF _H DF:8000 _H	1F:9FFF _H 1F:8000 _H	SA4 - 8KB	SA4 - 8KB	SA4 - 8KB	SA4 - 8KB	
DF:7FFF _H DF:6000 _H	1F:7FFF _H 1F:6000 _H	SA3 - 8KB	SA3 - 8KB	SA3 - 8KB	SA3 - 8KB	Bank B of Flash A
DF:5FFF _H DF:4000 _H	1F:5FFF _H 1F:4000 _H	SA2 - 8KB	SA2 - 8KB	SA2 - 8KB	SA2 - 8KB	Bank B OI Flash A
DF:3FFF _H DF:2000 _H	1F:3FFF _H 1F:2000 _H	SA1 - 8KB	SA1 - 8KB	SA1 - 8KB	SA1 - 8KB	
DF:1FFF _H DF:0000 _H	1F:1FFF _H 1F:0000 _H	SAS - 512B*	SAS - 512B*	SAS - 512B*	SAS - 512B*	Bank A of Flash A
DE:FFFF _H DE:0000 _H	*****	Reserved	Reserved	Reserved	Reserved	

^{*:} Physical address area of SAS-512B is from DF:0000 $_{\rm H}$ to DF:01FF $_{\rm H}$. Others (from DF:0200 $_{\rm H}$ to DF:1FFF $_{\rm H}$) is mirror area of SAS-512B. Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000 $_{\rm H}$ -DF:01FF $_{\rm H}$. SAS can not be used for E 2 PROM emulation.

Page 27 of 69



■Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

12.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

■Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

■Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

■Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

■ Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

■Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

Document Number: 002-04719 Rev.*A



14. Electrical Characteristics

14.1 Absolute Maximum Ratings

Parameter	Symbol	Condition	R	ating	Unit	Remarks	
	Symbol	Condition	Min	Max	Unit	Remarks	
Power supply voltage*1	V_{CC}	-	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V		
Analog power supply voltage*1	AV _{CC}	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$V_{\rm CC} = AV_{\rm CC}^{*2}$	
Analog reference voltage*1	AVRH	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$AV_{CC} \ge AVRH$, $AVRH \ge AV_{SS}$	
Input voltage*1	$V_{\rm I}$	-	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_{\rm I} \le V_{\rm CC} + 0.3 V^{*3}$	
Output voltage*1	V_{O}	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$V_{\rm O} \le V_{\rm CC} + 0.3 V^{*3}$	
Maximum Clamp Current	I _{CLAMP}	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins *4	
Total Maximum Clamp Current	$\Sigma I_{CLAMP} $	-	-	21	mA	Applicable to general purpose I/O pins *4	
"L" level maximum output current	I_{OL}	-	-	15	mA		
"L" level average output current	I _{OLAV}	-	-	4	mA		
"L" level maximum overall output current	ΣI_{OL}	-	-	52	mA		
"L" level average overall output current	ΣI_{OLAV}	-	-	26	mA		
"H" level maximum output current	I_{OH}	-	-	-15	mA		
"H" level average output current	I_{OHAV}	-	-	-4	mA		
"H" level maximum overall output current	ΣI_{OH}	-	-	-52	mA		
"H" level average overall output current	ΣI_{OHAV}	-	-	-26	mA		
Power consumption*5	P_{D}	$T_A = +125^{\circ}C$	-	396 ^{*6}	mW		
Operating ambient temperature	T _A	-	-40	+125*7	°C		
Storage temperature	T_{STG}	-	-55	+150	°C		

^{*1}: This parameter is based on Vss = AVss = 0V.

- · Use within recommended operating conditions.
- Use at DC voltage (current).
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.

^{*2:} AVcc and Vcc must be set to the same voltage. It is required that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc when the power is switched on.


^{*3:} VI and Vo should not exceed Vcc + 0.3V. VI should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the ICLAMP rating supersedes the VI rating. Input/Output voltages of standard ports depend on Vcc.

^{*4:} Applicable to all general purpose I/O pins (Pnn_m).



 The DEBUG I/F pin has only a protective diode against V_{SS}. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.

• Sample recommended circuits:



^{*5:} The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

 $P_D = P_{IO} + P_{INT}$

 P_{IO} = Σ ($V_{OL} \times I_{OL} + V_{OH} \times I_{OH}$) (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$ (internal power dissipation)

 I_{CC} is the total core current consumption into V_{CC} as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

I_A is the analog current consumption into AV_{CC}.

WARNING

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*6}: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.

^{*7}: Write/erase to a large sector in flash memory is warranted with TA ≤ + 105°C.



14.3 DC Characteristics

14.3.1 Current Rating

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Min	Value Typ	Max	Unit	Remarks
	<u> </u>	name		IVIIII	тур	IVIAX		
			PLL Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32MHz	-	27	-	mA	$T_A = +25^{\circ}C$
	I_{CCPLL}		Flash 0 wait	-	-	37	mA	$T_A = +105$ °C
			(CLKRC and CLKSC stopped)	-	-	38.5	mA	$T_A = +125$ °C
			Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz	-	3.5	-	mA	$T_A = +25$ °C
	I _{CCMAIN}		Flash 0 wait	-	-	8	mA	$T_A = +105^{\circ}C$
			(CLKPLL, CLKSC and CLKRC stopped)	-	-	9.5	mA	$T_A = +125$ °C
		Vec	RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz	-	1.8	-	mA	$T_A = +25^{\circ}C$
Power supply current in Run modes*1	I_{CCRCH}		Flash 0 wait	-	-	6	mA	$T_A = +105$ °C
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	7.5	mA	$T_A = +125$ °C
			RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz	-	0.16	-	mA	$T_A = +25^{\circ}C$
	I_{CCRCL}		Flash 0 wait	-	-	3.5	mA	$T_A = +105$ °C
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	5	mA	$T_A = +125$ °C
			Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz	-	0.1	-	mA	$T_A = +25$ °C
	I_{CCSUB}		Flash 0 wait	-	-	3.3	mA	$T_A = +105$ °C
			(CLKMC, CLKPLL and CLKRC stopped)	-	-	4.8	mA	$T_A = +125$ °C



Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Farailleter	Symbol	name	Conditions	Min	Тур	Max	Offic	Remarks
				-	20	60	μΑ	$T_A = +25^{\circ}C$
Power supply current in Stop mode*3	I _{CCH}		-	-	-	880	μΑ	T _A =+105°C
				-	-	1845	μΑ	T _A =+125°C
Flash Power Down current	I _{CCFLASHPD}		-	-	36	70	μΑ	
Power supply current for active Low	I	Vcc	Low voltage detector	-	5	-	μΑ	$T_A = +25^{\circ}C$
Voltage detector*4	I _{CCLVD}		enabled	-	-	12.5	μΑ	T _A =+125°C
Flash Write/ Erase current* ⁵	I _{CCFLASH}		-	-	12.5	-	mA	$T_A = +25^{\circ}C$
				-	-	20	mA	T _A =+125°C

^{*1:} The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.

When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current.

^{*2:} The power supply current in Timer mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current.

^{*3:} The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.

^{*4:} When low voltage detector is enabled, I_{CCLVD} must be added to Power supply current.

^{*5}: When Flash Write / Erase program is executed, I_{CCFLASH} must be added to Power supply current.



14.3.2 Pin Characteristics

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40°C to + 125°C)

Danamatan	0	D:	0		Value		11	Damada
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
	37	Port inputs	-	V _{CC} × 0.7	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	V _{IH}	Pnn_m	-	V _{CC} × 0.8	-	V _{CC} + 0.3	V	AUTOMOTIVE Hysteresis input
	V _{IHX0S}	X0	External clock in "Fast Clock Input mode"	VD × 0.8	-	VD	V	VD=1.8V±0.15V
"H" level input voltage	V _{IHX0AS}	X0A	External clock in "Oscillation mode"	V _{CC} × 0.8	-	V _{CC} + 0.3	V	
	V _{IHR}	RSTX	-	V _{CC} × 0.8	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	V _{IHM}	MD	-	V _{CC} - 0.3	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	V _{IHD}	DEBUG I/F	-	2.0	-	V _{CC} + 0.3	V	TTL Input
	V	Port inputs	-	V _{SS} - 0.3	-	V _{CC} × 0.3	V	CMOS Hysteresis input
	V _{IL}	Pnn_m	-	V _{SS} - 0.3	-	$V_{CC} \times 0.5$	V	AUTOMOTIVE Hysteresis input
	V _{ILX0S}	X0	External clock in "Fast Clock Input mode"	V _{SS}	-	VD × 0.2	V	VD=1.8V±0.15V
"L" level input voltage	V _{ILX0AS}	X0A	External clock in "Oscillation mode"	V _{SS} - 0.3	-	$V_{CC} \times 0.2$	V	
	V _{ILR}	RSTX	-	V _{SS} - 0.3	-	$V_{CC} \times 0.2$	V	CMOS Hysteresis input
	V _{ILM}	MD	-	V _{SS} - 0.3	-	V _{SS} + 0.3	V	CMOS Hysteresis input
	V _{ILD}	DEBUG I/F	-	V _{SS} - 0.3	-	0.8	V	TTL Input
"H" level	$V_{ m OH4}$	4mA type	$\begin{aligned} 4.5V &\leq V_{CC} \leq 5.5V \\ I_{OH} &= -4mA \\ 2.7V &\leq V_{CC} < 4.5V \\ I_{OH} &= -1.5mA \\ 4.5V &\leq V_{CC} \leq 5.5V \end{aligned}$	V _{CC} - 0.5	-	V_{CC}	V	
output voltage	V _{OH3}	3mA type	$I_{OH} = -3mA$ $2.7V \le V_{CC} < 4.5V$	V _{CC} - 0.5	-	V _{CC}	V	
"L" level	V_{OL4}	4mA type	$\begin{split} I_{OH} &= -1.5 mA \\ 4.5 V &\leq V_{CC} \leq 5.5 V \\ I_{OL} &= +4 mA \\ 2.7 V &\leq V_{CC} < 4.5 V \\ I_{OL} &= +1.7 mA \end{split}$	-	-	0.4	v	
output voltage	V _{OL3}	3mA type	$2.7V \le V_{CC} < 5.5V$ $I_{OL} = +3mA$	-	-	0.4	V	
	V _{OLD}	DEBUG I/F	$V_{CC} = 2.7V$ $I_{OL} = +25mA$	0	-	0.25	V	



14.4.3 Built-in RC Oscillation Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$

Parameter	Symbol		Value			Remarks
Parameter	Syllibol	Min	Тур	Max	Unit	Remarks
Clock fraguancy	f	50	100	200	kHz	When using slow frequency of RC oscillator
Clock frequency	f _{RC}	1	2	4	MHz	When using fast frequency of RC oscillator
RC clock stabilization time	trcsтав	80	160	320	μs	When using slow frequency of RC oscillator (16 RC clock cycles)
		64	128	256	μS	When using fast frequency of RC oscillator (256 RC clock cycles)

14.4.4 Internal Clock Timing

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$


Parameter	Cumbal	Va	Unit		
Parameter	Symbol	Min	Max	Onit	
Internal System clock frequency (CLKS1 and CLKS2)	f _{CLKS1} , f _{CLKS2}	-	54	MHz	
Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1)	fclкв, fclкp1	-	32	MHz	
Internal peripheral clock frequency (CLKP2)	f _{CLKP2}	-	32	MHz	



14.4.5 Operating Conditions of PLL

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$


Parameter	Symbol	Value			Unit	Remarks	
r ai ainetei		Min	Тур	Max	Onit	Remarks	
PLL oscillation stabilization wait time	t _{LOCK}	1	-	4	ms	For CLKMC = 4MHz	
PLL input clock frequency	f _{PLLI}	4	-	8	MHz		
PLL oscillation clock frequency	f _{CLKVCO}	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)	
PLL phase jitter	t _{PSKEW}	-5	-	+5	ns	For CLKMC (PLL input clock) ≥ 4MHz	




14.4.6 Reset Input


(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V,
$$T_A$$
 = -40°C to + 125°C)

Parameter	Symbol	Pin name	Value		Unit	
rannotor	Tarameter Symbol		Min	Max	O i iii	
Reset input time		RSTX	10	-	μs	
Rejection of reset input time	trstl		1	-	μS	












14.5.2 Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time (Tsamp) depends on the external driving impedance R_{ext}, the board capacitance of the A/D converter input pin C_{ext} and the AV_{CC} voltage level. The following replacement model can be used for the calculation:



Rext: External driving impedance

Cext: Capacitance of PCB at A/D converter input

C_{VIN}: Analog input capacity (I/O, analog switch and ADC are contained) R_{VIN}: Analog input impedance (I/O, analog switch and ADC are contained)

The following approximation formula for the replacement model above can be used: Tsamp = $7.62 \times (\text{Rext} \times \text{Cext} + (\text{Rext} + \text{R}_{\text{VIN}}) \times \text{C}_{\text{VIN}})$

• Do not select a sampling time below the absolute minimum permitted value. (0.5 μ s for 4.5V \leq AV_{CC} \leq 5.5V, 1.2 μ s for 2.7V \leq AV_{CC} < 4.5V)

- If the sampling time cannot be sufficient, connect a capacitor of about 0.1μF to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AVSS| becomes smaller.



14.6 Low Voltage Detection Function Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$

Parameter	Cymbal	Symbol Conditions		Value			
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
	V_{DL0}	CILCR:LVL = 0000 _B	2.70	2.90	3.10	V	
	V_{DL1}	CILCR:LVL = 0001 _B	2.79	3.00	3.21	V	
	V_{DL2}	CILCR:LVL = 0010 _B	2.98	3.20	3.42	V	
Detected voltage*1	V_{DL3}	CILCR:LVL = 0011 _B	3.26	3.50	3.74	V	
	V_{DL4}	CILCR:LVL = 0100 _B	3.45	3.70	3.95	V	
	V_{DL5}	CILCR:LVL = 0111 _B	3.73	4.00	4.27	V	
	V_{DL6}	CILCR:LVL = 1001 _B	3.91	4.20	4.49	V	
Power supply voltage change rate 2	dV/dt	-	- 0.004	-	+ 0.004	V/μs	
Lhustana dia middle		CILCR:LVHYS=0	-	-	50	mV	
Hysteresis width	V _{HYS}	CILCR:LVHYS=1	80	100	120	mV	
Stabilization time T _{LVDSTAB}		-	-	-	75	μЅ	
Detection delay time	t _d	-	-	-	30	μS	

^{*1:} If the power supply voltage fluctuates within the time less than the detection delay time (t_d), there is a possibility that the low voltage detection will occur or stop after the power supply voltage passes the detection range.

^{*2}: In order to perform the low voltage detection at the detection voltage (V_{DLX}), be sure to suppress fluctuation of the power supply voltage within the limits of the change ration of power supply voltage.



Page	Section	Change Results
	3. DC Characteristics	Deleted "(Target value)" from Remarks
	(1) Current Rating	Added the Symbol to "Power supply current in Run modes"
		I _{CCRCH} , I _{CCRCL}
		Changed the Conditions of I _{CCPLL} , I _{CCMAIN} , I _{CCSUB} in "Power supply
		current in Run modes"
		"Flash 0 wait" is added Changed the Value of "Power supply current in Run modes"
		Icopul
36		Max: 37.5mA \rightarrow 37mA (T _A = +105°C)
		Max: $39mA \rightarrow 38.5mA (T_A = +125^{\circ}C)$
		I _{CCMAIN}
		Max: 9mA \rightarrow 8mA (T _A = +105°C)
		Max: $10.5\text{mA} \rightarrow 9.5\text{mA} (T_A = +125^{\circ}\text{C})$
		ICCSUB May: 6mA + 3.2mA (T = ±105°C)
		Max: $6mA \rightarrow 3.3mA (T_A = +105^{\circ}C)$ Max: $7.5mA \rightarrow 4.8mA (T_A = +125^{\circ}C)$
	_	Added the Symbol to "Power supply current in Sleep modes"
		Iccsrch, Iccsrch
		Changed the Conditions of I _{CCSMAIN} in "Power supply current in Sleep
		modes"
		"SMCR:LPMSS=0" is added
		Changed the Value of "Power supply current in Sleep modes"
		ICCSPLL
37		Typ: $10\text{mA} \rightarrow 8.5\text{mA} (T_A = +25^{\circ}\text{C})$
31		Max : 15mA → 14mA (T_A = +105°C) Max : 16.5mA → 15.5mA (T_A = +125°C)
		Iccsmain
		Max: $7\text{mA} \rightarrow 4.5\text{m A} (T_A = +105^{\circ}\text{C})$
		Max: 8.5mA \rightarrow 6mA (T _A = +125°C)
		I _{CCSSUB}
		Typ: $0.08\text{mA} \rightarrow 0.04\text{m A} \ (T_A = +25^{\circ}\text{C})$
		Max: $4\text{mA} \rightarrow 2.5\text{m A} (T_A = +105^{\circ}\text{C})$
	_	Max: $5.5mA \rightarrow 4mA (T_A = +125^{\circ}C)$ Added the Symbol to "Power supply current in Timer modes"
		I _{CCTPLL}
		Changed the Conditions of I _{CCTMAIN} , I _{CCTRCH} in "Power supply current in
		Timer modes"
		"SMCR:LPMSS=0" is added
		Changed the Value of "Power supply current in Timer modes"
		I _{CCTMAIN}
		Max: $355\mu A \rightarrow 330\mu A$ ($T_A = +25^{\circ}C$)
		Max: 1300μ A → 1195μ A (T_A = +105°C) Max: 2310μ A → 2165μ A (T_A = +125°C)
		I _{CCTRCH} → 2103μA (1 _A = +125 C)
38		Max: $245\mu A \rightarrow 215\mu A (T_A = +25^{\circ}C)$
		Max: $1215\mu A \rightarrow 1095\mu A (T_A = +105^{\circ}C)$
		Max: $2215\mu A \rightarrow 2075\mu A (T_A = +125^{\circ}C)$
		ICCTRCL
		Max: $105\mu A \rightarrow 75\mu A$ (T _A = +25°C)
		Max: 1010μA \rightarrow 905μA (T _A = +105°C)
		Max: 2015μA → 1880μA (T _A = +125°C)
		Max: 90μ A \rightarrow 65 μ A (T_A = +25°C)
		Max: $985\mu A \rightarrow 885\mu A$ ($T_A = +105^{\circ}C$)
		Max: 1990μA \rightarrow 1850μA (T _A = +125°C)



Document History

Document Title: MB96630 Series F²MC-16FX 16-Bit Microcontroller

Document Number: 002-04719

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	KSUN	01/31/2014	Migrated to Cypress and assigned document number 002-04719. No change to document contents or format.
*A	5138484	KSUN	02/19/2016	Updated to Cypress format.