



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-16FX
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SCI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	64
Program Memory Size	160KB (160K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 21x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f635abpmc-gse1

Contents

1. Product Lineup	5
2. Block Diagram.....	6
3. Pin Assignment	7
4. Pin Description	8
5. Pin Circuit Type.....	10
6. I/O Circuit Type	13
7. Memory Map	18
8. RAMSTART Addresses.....	19
9. User ROM Memory Map For Flash Devices	20
10. Serial Programming Communication Interface.....	21
11. Interrupt Vector Table.....	22
12. Handling Precautions	26
12.1 Precautions for Product Design.....	26
12.2 Precautions for Package Mounting.....	27
12.3 Precautions for Use Environment.....	28
13. Handling Devices	29
13.1 Latch-up prevention.....	29
13.2 Unused pins handling.....	29
13.3 External clock usage	30
13.3.1 Single phase external clock for Main oscillator.....	30
13.3.2 Single phase external clock for Sub oscillator.....	30
13.3.3 Opposite phase external clock	30
13.4 Notes on PLL clock mode operation.....	30
13.5 Power supply pins (V_{cc}/V_{ss})	30
13.6 Crystal oscillator and ceramic resonator circuit	31
13.7 Turn on sequence of power supply to A/D converter and analog inputs	31
13.8 Pin handling when not using the A/D converter.....	31
13.9 Notes on Power-on.....	31
13.10 Stabilization of power supply voltage	31
13.11 Serial communication	31
13.12 Mode Pin (MD)	31
14. Electrical Characteristics	32
14.1 Absolute Maximum Ratings.....	32
14.2 Recommended Operating Conditions	34
14.3 DC Characteristics	35
14.3.1 Current Rating	35
14.3.2 Pin Characteristics	39
14.4 AC Characteristics.....	41
14.4.1 Main Clock Input Characteristics.....	41
14.4.2 Sub Clock Input Characteristics	42
14.4.3 Built-in RC Oscillation Characteristics	43
14.4.4 Internal Clock Timing	43
14.4.5 Operating Conditions of PLL	44
14.4.6 Reset Input.....	44
14.4.7 Power-on Reset Timing	45
14.4.8 USART Timing	46



14.4.9 External Input Timing	48
14.4.10 I ² C Timing.....	49
14.5 A/D Converter.....	50
14.5.1 Electrical Characteristics for the A/D Converter	50
14.5.2 Accuracy and Setting of the A/D Converter Sampling Time	51
14.5.3 Definition of A/D Converter Terms	52
14.6 Low Voltage Detection Function Characteristics	54
14.7 Flash Memory Write/Erase Characteristics	56
15. Example Characteristics .	57
16. Ordering Information	60
17. Package Dimension	61
18. Major Changes	62
Document History.....	68





5. Pin Circuit Type




Pin no.	I/O circuit type*	Pin name
1	Supply	V _{ss}
2	F	C
3	H	P13_2 / PPG0 / TIN0 / FRCK1
4	H	P13_3 / PPG1 / TOT0 / WOT
5	M	P13_4 / SIN0 / INT6
6	H	P13_5 / SOT0 / ADTG / INT7
7	M	P13_6 / SCK0 / CKOTX0
8	N	P04_4 / PPG3 / SDA0
9	N	P04_5 / PPG4 / SCL0
10	I	P06_2 / AN2 / INT5 / SIN5
11	K	P06_3 / AN3 / FRCK0
12	K	P06_4 / AN4 / IN0 / TTG0 / TTG4
13	K	P06_6 / AN6 / TIN1 / IN4_R
14	K	P06_7 / AN7 / TOT1 / IN5_R
15	Supply	AV _{cc}
16	G	AVRH
17	Supply	AV _{ss}
18	K	P05_0 / AN8
19	K	P05_2 / AN10 / OUT2
20	K	P05_3 / AN11 / OUT3
21	K	P05_4 / AN12 / INT2_R / WOT_R
22	K	P05_7 / AN15
23	K	P08_0 / AN16
24	K	P08_1 / AN17
25	K	P08_4 / AN20 / OUT6
26	N	P04_6 / SDA1
27	N	P04_7 / SCL1
28	K	P08_5 / AN21 / OUT7
29	K	P08_6 / AN22 / PPG6_B
30	K	P08_7 / AN23 / PPG7_B
31	K	P09_0 / AN24 / PPG8_R
32	K	P09_1 / AN25 / PPG9_R
33	K	P09_2 / AN26 / PPG10_R
34	K	P09_3 / AN27 / PPG11_R
35	H	P17_1 / PPG12_R
36	H	P17_2 / PPG13_R
37	I	P10_0 / SIN2 / AN28 / INT11
38	H	P10_1 / SOT2

Pin no.	I/O circuit type*	Pin name
78	H	P03_5 / TX0
79	H	P03_6 / INT0 / NMI
80	Supply	Vcc

*: See "I/O Circuit Type" for details on the I/O circuit types.

Type	Circuit	Remarks
B	 <p>The circuit diagram illustrates two low-speed oscillation circuits, X1A and X0A, which are shared with GPIO functionality. The X1A circuit uses resistors R and FCI to provide feedback. The X0A circuit uses a different configuration. Both oscillators are connected to a common output node. This node is also connected to a pull-up control section and an automotive input section. The pull-up control section includes P-ch and N-ch MOSFETs. The automotive input section includes a resistor R and an inverter. A standby control for input shutdown is also present.</p>	<p>Low-speed oscillation circuit shared with GPIO functionality:</p> <ul style="list-style-type: none"> Feedback resistor = approx. $5.0\text{M}\Omega$ GPIO functionality selectable (CMOS level output ($I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$), Automotive input with input shutdown function and programmable pull-up resistor)
C	 <p>This row describes a CMOS hysteresis input pin. It shows a resistor R connected to a CMOS inverter stage, which is enclosed in a dashed box. The output of this stage is labeled "Hysteresis inputs".</p>	CMOS hysteresis input pin

Type	Circuit	Remarks
F		Power supply input protection circuit
G		<ul style="list-style-type: none"> • A/D converter ref+ (AVRH) power supply input pin with protection circuit • Without protection circuit against V_{CC} for pins AVRH
H	 <p>Standby control for input shutdown</p>	<ul style="list-style-type: none"> • CMOS level output ($I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$) • Automotive input with input shutdown function • Programmable pull-up resistor
I	 <p>Standby control for input shutdown</p>	<ul style="list-style-type: none"> • CMOS level output ($I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$) • CMOS hysteresis input with input shutdown function • Programmable pull-up resistor • Analog input

Type	Circuit	Remarks
K	 <p>Pull-up control P-ch Pout N-ch Nout R Analog input Standby control for input shutdown Automotive input</p>	<ul style="list-style-type: none"> CMOS level output ($I_{OL} = 4mA$, $I_{OH} = -4mA$) Automotive input with input shutdown function Programmable pull-up resistor Analog input
M	 <p>Pull-up control P-ch Pout N-ch Nout R Hysteresis input Standby control for input shutdown</p>	<ul style="list-style-type: none"> CMOS level output ($I_{OL} = 4mA$, $I_{OH} = -4mA$) CMOS hysteresis input with input shutdown function Programmable pull-up resistor
N	 <p>Pull-up control P-ch Pout N-ch Nout* R Hysteresis input Standby control for input shutdown</p>	<ul style="list-style-type: none"> CMOS level output ($I_{OL} = 3mA$, $I_{OH} = -3mA$) CMOS hysteresis input with input shutdown function Programmable pull-up resistor <p>*: N-channel transistor has slew rate control according to I²C spec, irrespective of usage.</p>

10. Serial Programming Communication Interface

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

MB96630		
Pin Number	USART Number	Normal Function
5	USART0	SIN0
6		SOT0
7		SCK0
37	USART2	SIN2
38		SOT2
39		SCK2
68	USART4	SIN4
69		SOT4
70		SCK4

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
124	20CH	-	-	124	Reserved
125	208H	-	-	125	Reserved
126	204H	-	-	126	Reserved
127	200H	-	-	127	Reserved
128	1FCH	-	-	128	Reserved
129	1F8H	-	-	129	Reserved
130	1F4H	-	-	130	Reserved
131	1F0H	-	-	131	Reserved
132	1ECH	-	-	132	Reserved
133	1E8H	FLASHA	Yes	133	Flash memory A interrupt
134	1E4H	-	-	134	Reserved
135	1E0H	-	-	135	Reserved
136	1DCH	-	-	136	Reserved
137	1D8H	QPRC0	Yes	137	Quadrature Position/Revolution counter 0
138	1D4H	QPRC1	Yes	138	Quadrature Position/Revolution counter 1
139	1D0H	ADCRC0	No	139	A/D Converter 0 - Range Comparator
140	1CCH	-	-	140	Reserved
141	1C8H	-	-	141	Reserved
142	1C4H	-	-	142	Reserved
143	1C0H	-	-	143	Reserved

13. Handling Devices

Special care is required for the following when handling the device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Notes on PLL clock mode operation
- Power supply pins (V_{cc}/V_{ss})
- Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on Power-on
- Stabilization of power supply voltage
- Serial communication
- Mode Pin (MD)

13.1 Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V_{cc} or lower than V_{ss} is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between V_{cc} pins and V_{ss} pins.
- The AV_{cc} power supply is applied before the V_{cc} voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AV_{cc} , $AVRH$) exceed the digital power-supply voltage.

13.2 Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than $2k\Omega$.


Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks	
				Min	Typ	Max			
Power supply current in Timer modes * ²	I _{CCTPLL}	Vcc	PLL Timer mode with CLKPLL = 32MHz (CLKRC and CLKSC stopped)	-	1800	2250	µA	T _A = +25°C	
				-	-	3220	µA	T _A = +105°C	
				-	-	4205	µA	T _A = +125°C	
	I _{CCTMAIN}		Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped)	-	285	330	µA	T _A = +25°C	
				-	-	1195	µA	T _A = +105°C	
				-	-	2165	µA	T _A = +125°C	
	I _{CCTRCH}		RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped)	-	160	215	µA	T _A = +25°C	
				-	-	1095	µA	T _A = +105°C	
				-	-	2075	µA	T _A = +125°C	
	I _{CCTRCL}		RC Timer mode with CLKRC = 100kHz (CLKPLL, CLKMC and CLKSC stopped)	-	35	75	µA	T _A = +25°C	
				-	-	905	µA	T _A = +105°C	
				-	-	1880	µA	T _A = +125°C	
	I _{CCTSUB}		Sub Timer mode with CLKSC = 32kHz (CLKMC, CLKPLL and CLKRC stopped)	-	25	65	µA	T _A = +25°C	
				-	-	885	µA	T _A = +105°C	
				-	-	1850	µA	T _A = +125°C	

14.4.5 Operating Conditions of PLL

($V_{CC} = AV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$)


Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
PLL oscillation stabilization wait time	t_{LOCK}	1	-	4	ms	For CLKMC = 4MHz
PLL input clock frequency	f_{PLL}	4	-	8	MHz	
PLL oscillation clock frequency	f_{CLKVCO}	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)
PLL phase jitter	t_{PSKew}	-5	-	+5	ns	For CLKMC (PLL input clock) ≥ 4 MHz



14.4.6 Reset Input

($V_{CC} = AV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$)


Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
Reset input time	t_{RSTL}	RSTX	10	-	μs
Rejection of reset input time			1	-	μs





14.4.7 Power-on Reset Timing

($V_{CC} = AV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$)

Parameter	Symbol	Pin name	Value			Unit
			Min	Typ	Max	
Power on rise time	t_R	Vcc	0.05	-	30	ms
Power off time	t_{OFF}	Vcc	1	-	-	ms





■ Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	Main osc.	CLKMC = 4MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock fast	CLKMC = 2MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock slow	CLKMC = 100kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
	Sub osc.	CLKMC = 32 kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
Stop mode	stopped	(All clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode

16. Ordering Information

MCU with CAN controller

Part number	Flash memory	Package*
MB96F633RBPMC-GSE1	Flash A (96.5KB)	80-pin plastic LQFP (FPT-80P-M21)
MB96F633RBPMC-GSE2		
MB96F635RBPMC-GSE1	Flash A (160.5KB)	80-pin plastic LQFP (FPT-80P-M21)
MB96F635RBPMC-GSE2		
MB96F636RBPMC-GSE1	Flash A (288.5KB)	80-pin plastic LQFP (FPT-80P-M21)
MB96F636RBPMC-GSE2		
MB96F637RBPMC-GSE1	Flash A (416.5KB)	80-pin plastic LQFP (FPT-80P-M21)
MB96F637RBPMC-GSE2		

*: For details about package, see "Package Dimension".

MCU without CAN controller

Part number	Flash memory	Package*
MB96F633ABPMC-GSE1	Flash A (96.5KB)	80-pin plastic LQFP (FPT-80P-M21)
MB96F633ABPMC-GSE2		
MB96F635ABPMC-GSE1	Flash A (160.5KB)	80-pin plastic LQFP (FPT-80P-M21)
MB96F635ABPMC-GSE2		

*: For details about package, see "Package Dimension".

18. Major Changes

Spansion Publication Number: MB96F636-DS704-00012

Page	Section	Change Results
Revision 1.0		
-	-	PRELIMINARY → Data sheet
2	Features	Changed the description of "System clock" Up to 16 MHz external clock for devices with fast clock input feature → <u>Up to 8 MHz external clock for devices with fast clock input feature</u>
4		Changed the description of "External Interrupts" Interrupt mask and pending bit per channel → <u>Interrupt mask bit per channel</u>
		Changed the description of "Built-in On Chip Debugger" - Event sequencer: 2 levels → <u>- Event sequencer: 2 levels + reset</u>
5	Product Lineup	Added the Product <u>Changed the Remark of RLT</u> RLT 0/1/6 Only RLT6 can be used as PPG clock source → <u>RLT 0/1/6</u>
6	Block Diagram	Deleted the block of RLT6 from PPG block <u>Changed the RLT block</u> 2ch → <u>0/1/6 3ch</u>
8	Pin Description	Changed the Description of PPGn_B Programmable Pulse Generator n output (8bit) → <u>Programmable Pulse Generator n output (16bit/8bit)</u>
13	I/O Circuit Type	<u>Changed the figure of type B</u> <u>Changed the Remarks of type B</u> (CMOS hysteresis input with input shutdown function, $I_{OL} = 4mA$, $I_{OH} = -4mA$, Programmable pull-up resistor) → (CMOS level output ($I_{OL} = 4mA$, $I_{OH} = -4mA$), Automotive input with input shutdown function and programmable pull-up resistor)
14		<u>Changed the figure of type G</u>
17	Memory Map	<u>Changed the START addresses of Boot-ROM</u> <u>0F:E000_H</u> → <u>0F:C000_H</u>
19	User Rom Memory Map For Flash Devices	<u>Changed the annotation</u> <u>Others (from DF:0200_H to DF:1FFF_H) are all mirror area of SAS-512B.</u> → <u>Others (from DF:0200_H to DF:1FFF_H) is mirror area of SAS-512B.</u>

Page	Section	Change Results
36	3. DC Characteristics (1) Current Rating	<p>Deleted "(Target value)" from Remarks</p> <p>Added the Symbol to "Power supply current in Run modes" I_{CCRCH}, I_{CCRCL}</p> <p>Changed the Conditions of I_{CCPLL}, I_{CCMAIN}, I_{CCSUB} in "Power supply current in Run modes" "Flash 0 wait" is added</p> <p>Changed the Value of "Power supply current in Run modes" I_{CCPLL} Max: 37.5mA → 37mA ($T_A = +105^\circ C$) Max: 39mA → 38.5mA ($T_A = +125^\circ C$)</p> <p>I_{CCMAIN} Max: 9mA → 8mA ($T_A = +105^\circ C$) Max: 10.5mA → 9.5mA ($T_A = +125^\circ C$)</p> <p>I_{CCSUB} Max: 6mA → 3.3mA ($T_A = +105^\circ C$) Max: 7.5mA → 4.8mA ($T_A = +125^\circ C$)</p>
37		<p>Added the Symbol to "Power supply current in Sleep modes" I_{CCSRCH}, I_{CCSRCL}</p> <p>Changed the Conditions of $I_{CCSMAIN}$ in "Power supply current in Sleep modes" "SMCR:LPMSS=0" is added</p> <p>Changed the Value of "Power supply current in Sleep modes" I_{CCSPLL} Typ: 10mA → 8.5mA ($T_A = +25^\circ C$) Max : 15mA → 14mA ($T_A = +105^\circ C$) Max : 16.5mA → 15.5mA ($T_A = +125^\circ C$)</p> <p>$I_{CCSMAIN}$ Max: 7mA → 4.5mA ($T_A = +105^\circ C$) Max : 8.5mA → 6mA ($T_A = +125^\circ C$)</p> <p>I_{CCSSUB} Typ: 0.08mA → 0.04mA ($T_A = +25^\circ C$) Max: 4mA → 2.5mA ($T_A = +105^\circ C$) Max : 5.5mA → 4mA ($T_A = +125^\circ C$)</p>
38		<p>Added the Symbol to "Power supply current in Timer modes" I_{CCTPLL}</p> <p>Changed the Conditions of $I_{CCTMAIN}$, I_{CCTRCH} in "Power supply current in Timer modes" "SMCR:LPMSS=0" is added</p> <p>Changed the Value of "Power supply current in Timer modes" $I_{CCTMAIN}$ Max: 355μA → 330μA ($T_A = +25^\circ C$) Max: 1300μA → 1195μA ($T_A = +105^\circ C$) Max: 2310μA → 2165μA ($T_A = +125^\circ C$)</p> <p>I_{CCTRCH} Max: 245μA → 215μA ($T_A = +25^\circ C$) Max: 1215μA → 1095μA ($T_A = +105^\circ C$) Max: 2215μA → 2075μA ($T_A = +125^\circ C$)</p> <p>I_{CCTRCL} Max: 105μA → 75μA ($T_A = +25^\circ C$) Max: 1010μA → 905μA ($T_A = +105^\circ C$) Max: 2015μA → 1880μA ($T_A = +125^\circ C$)</p> <p>I_{CCTSUS} Max: 90μA → 65μA ($T_A = +25^\circ C$) Max: 985μA → 885μA ($T_A = +105^\circ C$) Max: 1990μA → 1850μA ($T_A = +125^\circ C$)</p>

Page	Section	Change Results
39	3. DC Characteristics (1) Current Rating	<p>Changed the Value of "Power supply current in Stop modes" I_{CCH} Max: $90\mu A \rightarrow 60\mu A (T_A = +25^\circ C)$ Max: $985\mu A \rightarrow 880\mu A (T_A = +105^\circ C)$ Max: $1985\mu A \rightarrow 1845\mu A (T_A = +125^\circ C)$</p> <p>Added the Symbol $I_{CCFLASHPD}$</p> <p>Changed the Value and condition of "Power supply current for active Low Voltage detector" I_{CCLVD} Typ: $5\mu A$, Max: $15\mu A$, Remarks: nothing → Typ: $5\mu A$, Max: -, Remarks: $T_A = +25^\circ C$ Typ: -, Max: $12.5\mu A$, Remarks: $T_A = +125^\circ C$</p> <p>Changed the condition of "Flash Write/Erase current" $I_{CCFLASH}$ Typ: $12.5mA$, Max: $20mA$, Remarks: nothing → Typ: $12.5mA$, Max: -, Remarks: $T_A = +25^\circ C$ Typ: -, Max: $20mA$, Remarks: $T_A = +125^\circ C$</p> <p>Changed the annotation *2 The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. → When Flash is not in Power-down / reset mode, $I_{CCFLASHPD}$ must be added to the Power supply current. The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.</p>
40	3. DC Characteristics (2) Pin Characteristics	<p>Added the Symbol for DEBUG I/F pin V_{OLD}</p> <p>Changed the Pin name of "Input capacitance" Other than V_{cc}, V_{ss}, AV_{cc}, AV_{ss}, AVR_H → Other than C, V_{cc}, V_{ss}, AV_{cc}, AV_{ss}, AVR_H</p> <p>Deleted the annotation <u>"I_{OH} and I_{OL} are target value."</u></p>
41		
42	4. AC Characteristics (1) Main Clock Input Characteristics	<p>Changed MAX frequency for f_{FCI} in all conditions $16 \rightarrow 8$</p> <p>Changed MIN frequency for t_{CYLH} $62.5 \rightarrow 125$</p> <p>Changed MIN, MAX and Unit for P_{WH}, P_{WL} MIN: $30 \rightarrow 55$ MAX: $70 \rightarrow$ Unit: % → ns</p> <p>Added the figure (t_{CYLH}) when using the external clock</p>
43	4. AC Characteristics (2) Sub Clock Input Characteristics	Added the figure (t_{CYLL}) when using the crystal oscillator clock

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless
Spansion Products	cypress.com/spansionproducts

PSoC® Solutions

psoc.cypress.com/solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation 2011-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.