



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| B-4-11- | |
|----------------------------|---|
| Details | |
| Product Status | Obsolete |
| Core Processor | F ² MC-16FX |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, LINbus, SCI, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 64 |
| Program Memory Size | 160KB (160K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 21x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 80-LQFP |
| Supplier Device Package | 80-LQFP (12x12) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/mb96f635abpmc-gse2 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



■A/D converter

- □ SAR-type
- □ 8/10-bit resolution
- □ Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- □ Range Comparator Function
- □ Scan Disable Function

■Source Clock Timers

Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)

■ Hardware Watchdog Timer

- ☐ Hardware watchdog timer is active after reset
- □ Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval

■ Reload Timers

- □ 16-bit wide
- □ Prescaler with 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶ of peripheral clock frequency
- □ Event count function

■Free-Running Timers

- □ Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4)
- □ Prescaler with 1, 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶, 1/2⁷, 1/2⁸ of peripheral clock frequency

■Input Capture Units

- □ 16-bit wide
- □ Signals an interrupt upon external event
- □ Rising edge, Falling edge or Both (rising & falling) edges sensitive

■Output Compare Units

- □ 16-bit wide
- □ Signals an interrupt when a match with Free-running Timer occurs
- □ A pair of compare registers can be used to generate an output signal

■ Programmable Pulse Generator

- ☐ 16-bit down counter, cycle and duty setting registers
- ☐ Can be used as 2 x 8-bit PPG
- □ Interrupt at trigger, counter borrow and/or duty match
- □ PWM operation and one-shot operation
- □ Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- ☐ Can be triggered by software or reload timer
- ☐ Can trigger ADC conversion
- □ Timing point capture
- □ Start delay

■ Quadrature Position/Revolution Counter (QPRC)

- □ Up/down count mode, Phase difference count mode, Count mode with direction
- □ 16-bit position counter
- □ 16-bit revolution counter
- ☐ Two 16-bit compare registers with interrupt
- □ Detection edge of the three external event input pins AIN, BIN and ZIN is configurable

■ Real Time Clock

- □ Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- □ Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- □ Read/write accessible second/minute/hour registers
- □ Can signal interrupts every half second/second/minute/hour/day
- □ Internal clock divider and prescaler provide exact 1s clock

■External Interrupts

- □ Edge or Level sensitive
- □ Interrupt mask bit per channel
- □ Each available CAN channel RX has an external interrupt for wake-up
- □ Selected USART channels SIN have an external interrupt for wake-up

■ Non Maskable Interrupt

- ☐ Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
- □ Once enabled, can not be disabled other than by reset
- ☐ High or Low level sensitive
- ☐ Pin shared with external interrupt 0

■I/O Ports

- $\hfill\square$ Most of the external pins can be used as general purpose I/O
- □ All push-pull outputs (except when used as I²C SDA/SCL line)
- □ Bit-wise programmable as input/output or peripheral signal
- ☐ Bit-wise programmable input enable
- ☐ One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- ☐ Bit-wise programmable pull-up resistor

■Built-in On Chip Debugger (OCD)

- □ One-wire debug tool interface
- □ Break function:
 - · Hardware break: 6 points (shared with code event)
 - · Software break: 4096 points
- □ Event function
 - Code event: 6 points (shared with hardware break)
 - Data event: 6 points
- Event sequencer: 2 levels + reset
- □ Execution time measurement function
- ☐ Trace function: 42 branches
- □ Security function

■Flash Memory

- □ Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- ☐ Supports automatic programming, Embedded Algorithm
- □ Write/Erase/Erase-Suspend/Resume commands
- □ A flag indicating completion of the automatic algorithm
- $\hfill\square$ Erase can be performed on each sector individually
- □ Sector protection
- ☐ Flash Security feature to protect the content of the Flash
- □ Low voltage detection during Flash erase or write



1. Product Lineup

| Features | | | MB96630 | Remark | | | | |
|---------------------------------|---|--|--|---|--|--|-----|--|
| Product Typ | Product Type | | Flash Memory Product | | | | | |
| Subclock | Subclock | | Subclock can be set by software | | | | | |
| Dual Operation Flash Memory RAM | | - | | | | | | |
| 64.5KB + 32KB 10KB | | | MB96F633R, MB96F633A | | | | | |
| 128.5KB + | | 16KB | MB96F635R, MB96F635A | Product Options | | | | |
| 256.5KB + | | 24KB | MB96F636R | R: MCU with CAN | | | | |
| 384.5KB + | | 28KB | MB96F637R | A: MCU without CAN | | | | |
| Package | - | | LQFP-80 FPT-80P-M21 | | | | | |
| DMA | | | 4ch | | | | | |
| USART | | | 5ch | LIN-USART 0/2/4/5/7 | | | | |
| Collecti | with automatic LIN-Header transmission/reception | ŗ | Yes (only 1ch) | LIN-USART 0 | | | | |
| | with 16 byte RX-and TX-FIFO | | No | | | | | |
| I^2C | | | 2ch | I ² C 0/1 | | | | |
| 8/10-bit A/L | O Converter | | 21ch | AN 2 to 4/6 to 8/ 10 to 12/15 to 17/20 to 28 | | | | |
| | with Data Buffer | | No | | | | | |
| | with Range Comparator | | Yes | | | | | |
| | with Scan Disable | | Yes | | | | | |
| | with ADC Pulse Detection | | No | | | | | |
| 16-bit Reloa | nd Timer (RLT) | | 3ch | RLT 0/1/6 | | | | |
| 16-bit Free-Running Timer (FRT) | | | 3ch | FRT 0 to 2 | | | | |
| 16-bit Input | Capture Unit (ICU) | | 7ch (1 channel for LIN-USART) | ICU 0/1/4 to 7/9 (ICU 9 for LIN-USART) | | | | |
| 16-bit Outp | ut Compare Unit (OCU) | | 7ch | OCU 0 to 4/6/7 (OCU 4 for FRT clear) | | | | |
| 8/16-bit Pro | grammable Pulse Generator (| PPG) | 15ch (16-bit) / 20ch (8-bit) | PPG 0 to 4/6 to 15 | | | | |
| | with Timing point capture | | Yes | | | | | |
| | with Start delay | | Yes | | | | | |
| | with Ramp | | No | | | | | |
| Quadrature (QPRC) | Position/Revolution Counter | | 2ch | QPRC 0/1 | | | | |
| CAN Interfa | ace | | 1ch | CAN 0 32 Message Buffers | | | | |
| External Int | errupts (INT) | | 15ch | INT 0 to 13/15 | | | | |
| | skable Interrupt (NMI) | | | | | | 1ch | |
| Real Time C | | | 1ch | | | | | |
| I/O Ports | | 62 (Dual clock mode) 64 (Single clock mode) | | | | | | |
| Clock Calibration Unit (CAL) | | 1ch | | | | | | |
| Clock Output Function | | | 2ch | | | | | |
| Low Voltage Detection Function | | Yes | Low voltage detection function can be disabled by software | | | | | |
| Hardware W | Vatchdog Timer | | Yes | | | | | |
| On-chip RC | | | Yes | | | | | |
| On-chip Debugger | | | Yes | | | | | |


Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package.

It is necessary to use the port relocate function of the general I/O port according to your function use.



2. Block Diagram





4. Pin Description

| Pin name | Feature | Description |
|-----------|-----------------------|--|
| ADTG | ADC | A/D converter trigger input pin |
| AINn | QPRC | Quadrature Position/Revolution Counter Unit n input pin |
| ANn | ADC | A/D converter channel n input pin |
| AVcc | Supply | Analog circuits power supply pin |
| AVRH | ADC | A/D converter high reference voltage input pin |
| AVss | Supply | Analog circuits power supply pin |
| BINn | QPRC | Quadrature Position/Revolution Counter Unit n input pin |
| С | Voltage regulator | Internally regulated power supply stabilization capacitor pin |
| CKOTn | Clock Output function | Clock Output function n output pin |
| CKOTn_R | Clock Output function | Relocated Clock Output function n output pin |
| CKOTXn | Clock Output function | Clock Output function n inverted output pin |
| CKOTXn_R | Clock Output function | Relocated Clock Output function n inverted output pin |
| DEBUG I/F | OCD | On Chip Debugger input/output pin |
| FRCKn | Free-Running Timer | Free-Running Timer n input pin |
| FRCKn_R | Free-Running Timer | Relocated Free-Running Timer n input pin |
| INn | ICU | Input Capture Unit n input pin |
| INn_R | ICU | Relocated Input Capture Unit n input pin |
| INTn | External Interrupt | External Interrupt n input pin |
| INTn_R | External Interrupt | Relocated External Interrupt n input pin |
| MD | Core | Input pin for specifying the operating mode |
| NMI | External Interrupt | Non-Maskable Interrupt input pin |
| OUTn | OCU | Output Compare Unit n waveform output pin |
| OUTn_R | OCU | Relocated Output Compare Unit n waveform output pin |
| Pnn_m | GPIO | General purpose I/O pin |
| PPGn | PPG | Programmable Pulse Generator n output pin (16bit/8bit) |
| PPGn_R | PPG | Relocated Programmable Pulse Generator n output pin (16bit/8bit) |
| PPGn_B | PPG | Programmable Pulse Generator n output pin (16bit/8bit) |
| RSTX | Core | Reset input pin |
| RXn | CAN | CAN interface n RX input pin |
| SCKn | USART | USART n serial clock input/output pin |
| SCKn_R | USART | Relocated USART n serial clock input/output pin |
| SCLn | I ² C | I ² C interface n clock I/O input/output pin |
| SDAn | I ² C | I ² C interface n serial data I/O input/output pin |
| SINn | USART | USART n serial data input pin |
| SINn_R | USART | Relocated USART n serial data input pin |
| SOTn | USART | USART n serial data output pin |
| SOTn_R | USART | Relocated USART n serial data output pin |
| TINn | Reload Timer | Reload Timer n event input pin |
| TOTn | Reload Timer | Reload Timer n output pin |
| TTGn | PPG | Programmable Pulse Generator n trigger input pin |



| Туре | Circuit | Remarks |
|------|---|--|
| F | P-ch N-ch | Power supply input protection circuit |
| G | P-ch N-ch | A/D converter ref+ (AVRH) power supply input pin with protection circuit Without protection circuit against V_{CC} for pins AVRH |
| Н | Pull-up control P-ch P-ch Pout N-ch Nout Automotive input | CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) Automotive input with input shutdown function Programmable pull-up resistor |
| | P-ch P-ch Pout N-ch Nout Hysteresis input for input shutdown Analog input | CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor Analog input |



8. RAMSTART Addresses

| Devices | Bank 0 RAM size | RAMSTART0 |
|----------|--------------------|----------------------|
| MB96F633 | 10KB | 00:5A00 _н |
| MB96F635 | 16KB | 00:4200 _H |
| MB96F636 | 24KB | 00:2200 _H |
| MB96F637 | 28KB | 00:1200 _H |



| Vector number | Offset in vector table | Vector name | Cleared by DMA | Index in ICR to program | Description |
|------------------|------------------------|-------------|----------------|-------------------------|------------------------------|
| 82 | 2B4H | - | - | 82 | Reserved |
| 83 | 2B0H | OCU6 | Yes | 83 | Output Compare Unit 6 |
| 84 | 2ACH | OCU7 | Yes | 84 | Output Compare Unit 7 |
| 85 | 2A8H | - | - | 85 | Reserved |
| 86 | 2A4H | - | - | 86 | Reserved |
| 87 | 2A0H | - | - | 87 | Reserved |
| 88 | 29CH | - | - | 88 | Reserved |
| 89 | 298H | FRT0 | Yes | 89 | Free-Running Timer 0 |
| 90 | 294H | FRT1 | Yes | 90 | Free-Running Timer 1 |
| 91 | 290H | FRT2 | Yes | 91 | Free-Running Timer 2 |
| 92 | 28CH | - | - | 92 | Reserved |
| 93 | 288H | RTC0 | No | 93 | Real Time Clock |
| 94 | 284H | CAL0 | No | 94 | Clock Calibration Unit |
| 95 | 280H | - | - | 95 | Reserved |
| 96 | 27CH | IIC0 | Yes | 96 | I ² C interface 0 |
| 97 | 278H | IIC1 | Yes | 97 | I ² C interface 1 |
| 98 | 274H | ADC0 | Yes | 98 | A/D Converter 0 |
| 99 | 270H | - | - | 99 | Reserved |
| 100 | 26CH | - | - | 100 | Reserved |
| 101 | 268H | LINR0 | Yes | 101 | LIN USART 0 RX |
| 102 | 264H | LINT0 | Yes | 102 | LIN USART 0 TX |
| 103 | 260H | - | - | 103 | Reserved |
| 104 | 25CH | - | - | 104 | Reserved |
| 105 | 258H | LINR2 | Yes | 105 | LIN USART 2 RX |
| 106 | 254H | LINT2 | Yes | 106 | LIN USART 2 TX |
| 107 | 250H | - | - | 107 | Reserved |
| 108 | 24CH | - | - | 108 | Reserved |
| 109 | 248H | LINR4 | Yes | 109 | LIN USART 4 RX |
| 110 | 244H | LINT4 | Yes | 110 | LIN USART 4 TX |
| 111 | 240H | LINR5 | Yes | 111 | LIN USART 5 RX |
| 112 | 23CH | LINT5 | Yes | 112 | LIN USART 5 TX |
| 113 | 238H | - | - | 113 | Reserved |
| 114 | 234H | - | - | 114 | Reserved |
| 115 | 230H | LINR7 | Yes | 115 | LIN USART 7 RX |
| 116 | 22CH | LINT7 | Yes | 116 | LIN USART 7 TX |
| 117 | 228H | - | - | 117 | Reserved |
| 118 | 224H | - | - | 118 | Reserved |
| 119 | 220H | - | - | 119 | Reserved |
| 120 | 21CH | - | - | 120 | Reserved |
| 121 | 218H | - | - | 121 | Reserved |
| 122 | 214H | - | - | 122 | Reserved |
| 123 | 210H | - | - | 123 | Reserved |



14. Electrical Characteristics

14.1 Absolute Maximum Ratings

| Parameter | Symbol | Condition | R | ating | Unit | Remarks |
|--|----------------------|-----------------------|-----------------------|-------------------|------|--|
| | Symbol | Condition | Min | Max | Unit | Remarks |
| Power supply voltage*1 | V_{CC} | - | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V | |
| Analog power supply voltage*1 | AV _{CC} | - | V _{SS} - 0.3 | $V_{SS} + 6.0$ | V | $V_{\rm CC} = AV_{\rm CC}^{*2}$ |
| Analog reference voltage*1 | AVRH | - | V _{SS} - 0.3 | $V_{SS} + 6.0$ | V | $AV_{CC} \ge AVRH$, $AVRH \ge AV_{SS}$ |
| Input voltage*1 | $V_{\rm I}$ | - | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V | $V_{\rm I} \le V_{\rm CC} + 0.3 V^{*3}$ |
| Output voltage*1 | V_{O} | - | V _{SS} - 0.3 | $V_{SS} + 6.0$ | V | $V_{\rm O} \le V_{\rm CC} + 0.3 V^{*3}$ |
| Maximum Clamp Current | I _{CLAMP} | - | -4.0 | +4.0 | mA | Applicable to general purpose I/O pins *4 |
| Total Maximum Clamp Current | $\Sigma I_{CLAMP} $ | - | - | 21 | mA | Applicable to general purpose I/O pins *4 |
| "L" level maximum output current | I_{OL} | - | - | 15 | mA | |
| "L" level average output current | I _{OLAV} | - | - | 4 | mA | |
| "L" level maximum overall output current | ΣI_{OL} | - | - | 52 | mA | |
| "L" level average overall output current | ΣI_{OLAV} | - | - | 26 | mA | |
| "H" level maximum output current | I_{OH} | - | - | -15 | mA | |
| "H" level average output current | I_{OHAV} | - | - | -4 | mA | |
| "H" level maximum overall output current | ΣI_{OH} | - | - | -52 | mA | |
| "H" level average overall output current | ΣI_{OHAV} | - | - | -26 | mA | |
| Power consumption*5 | P_{D} | $T_A = +125^{\circ}C$ | - | 396 ^{*6} | mW | |
| Operating ambient temperature | T _A | - | -40 | +125*7 | °C | |
| Storage temperature | T_{STG} | - | -55 | +150 | °C | |

^{*1}: This parameter is based on Vss = AVss = 0V.

- · Use within recommended operating conditions.
- Use at DC voltage (current).
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.

^{*2:} AVcc and Vcc must be set to the same voltage. It is required that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc when the power is switched on.


^{*3:} VI and Vo should not exceed Vcc + 0.3V. VI should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the ICLAMP rating supersedes the VI rating. Input/Output voltages of standard ports depend on Vcc.

^{*4:} Applicable to all general purpose I/O pins (Pnn_m).



 The DEBUG I/F pin has only a protective diode against V_{SS}. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.

• Sample recommended circuits:



^{*5:} The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

 $P_D = P_{IO} + P_{INT}$

 P_{IO} = Σ ($V_{OL} \times I_{OL} + V_{OH} \times I_{OH}$) (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$ (internal power dissipation)

 I_{CC} is the total core current consumption into V_{CC} as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

I_A is the analog current consumption into AV_{CC}.

WARNING

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*6}: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.

^{*7}: Write/erase to a large sector in flash memory is warranted with TA ≤ + 105°C.




| Parameter | Symbol | Pin | Conditions | Value | | | Unit | Remarks | | |
|---|----------------------|---------------------|---|-------|------|------|-------|-----------------------|----|----------------------|
| - aranneter | Symbol | name | Conditions | Min | Тур | Max | Ullit | Remarks | | |
| | | PLL Sleep mode with | | | | | 8.5 | - | mA | $T_A = +25^{\circ}C$ |
| | I _{CCSPLL} | | CLKS1/2 = CLKP1/2 = 32MHz (CLKRC and CLKSC | - | - | 14 | mA | $T_A = +105$ °C | | |
| | | | stopped) | - | - | 15.5 | mA | $T_A = +125$ °C | | |
| | | | Main Sleep mode with CLKS1/2 = CLKP1/2 = | - | 1 | - | mA | $T_A = +25^{\circ}C$ | | |
| | I _{CCSMAIN} | | 4MHz, SMCR:LPMSS = 0 | - | - | 4.5 | mA | $T_A = +105$ °C | | |
| | | Vcc | (CLKPLL, CLKRC and CLKSC stopped) | - | - | 6 | mA | $T_A = +125$ °C | | |
| | I_{CCSRCH} | | RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped) | - | 0.6 | - | mA | $T_A = +25^{\circ}C$ | | |
| Power supply current in Sleep modes*1 | | | | - | - | 3.8 | mA | $T_A = +105$ °C | | |
| | | | | - | - | 5.3 | mA | $T_A = +125^{\circ}C$ | | |
| | | | RC Sleep mode with CLKS1/2 | - | 0.07 | - | mA | $T_A = +25^{\circ}C$ | | |
| | I _{CCSRCL} | | = CLKP1/2 = CLKRC = 100kHz (CLKMC, CLKPLL and | - | - | 2.8 | mA | $T_A = +105$ °C | | |
| | | | CLKSC stopped) | - | - | 4.3 | mA | $T_A = +125^{\circ}C$ | | |
| | | | Sub Sleep mode with | - | 0.04 | - | mA | $T_A = +25^{\circ}C$ | | |
| | I _{CCSSUB} | | CLKS1/2 = CLKP1/2 = 32kHz, (CLKMC, CLKPLL and CLKRC stopped) | - | - | 2.5 | mA | $T_A = +105$ °C | | |
| | | | | - | - | 4 | mA | $T_A = +125$ °C | | |




14.4.2 Sub Clock Input Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$

| Parameter | Cymbol | Pin | Pin Conditions | | Value | | | Remarks |
|-------------------------|-------------------|-------------|--|-----|--------|-----|------|---|
| Parameter | Symbol | name | Conditions | Min | Тур | Max | Unit | Remarks |
| Input frequency | | VOA | - | - | 32.768 | - | kHz | When using an oscillation circuit |
| | f _{CL} | X0A, X1A | - | - | - | 100 | kHz | When using an opposite phase external clock |
| | | X0A | - | - | - | 50 | kHz | When using a single phase external clock |
| Input clock cycle | t _{CYLL} | - | - | 10 | - | - | μS | |
| Input clock pulse width | - | - | P _{WH} /t _{CYLL} , P _{WL} /t _{CYLL} | 30 | - | 70 | % | |








14.4.9 External Input Timing

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$

| Parameter | Symbol | Pin name | Value | | Unit | Remarks |
|-------------------|--------------------|--------------|--------------------------|-----|-------|-----------------------------|
| Faranielei | Syllibol | Pili lialile | Min | Max | Ullit | Remarks |
| | | Pnn_m | | | | General Purpose I/O |
| | | ADTG | | | | A/D Converter trigger input |
| | | TINn | | | | Reload Timer |
| | | TTGn | 2t _{CLKP1} +200 | | | PPG trigger input |
| | | FRCKn, | $(t_{\text{CLKP1}} =$ | _ | ns | Free-Running Timer input |
| Input pulse width | t _{INH} , | FRCKn_R | 1/f _{CLKP1})* | | 113 | clock |
| input puise width | $t_{ m INL}$ | INn, INn_R | 1/1CLKPI/ | | | Input Capture |
| | | AINn, | | | | Quadrature |
| | | BINn, | | | | Position/Revolution |
| | | ZINn | | | | Counter |
| | | INTn, INTn_R | 200 | | ne | External Interrupt |
| | | NMI | 200 | - | ns | Non-Maskable Interrupt |

^{*:} t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.






14.4.10 I²C Timing

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$

| Parameter | Symbol | Conditions | Typic | al mode | High-spe | Unit | |
|--|--------------------|---|-------|-----------------------|----------|-----------------------|-------|
| Parameter | Symbol | Conditions | Min | Max | Min | Max | Ullit |
| SCL clock frequency | f _{SCL} | | 0 | 100 | 0 | 400 | kHz |
| (Repeated) START condition hold | | | | | | | |
| time | t _{HDSTA} | | 4.0 | - | 0.6 | - | μS |
| $SDA \downarrow \rightarrow SCL \downarrow$ | | | | | | | |
| SCL clock "L" width | t _{LOW} | 1 | 4.7 | - | 1.3 | - | μS |
| SCL clock "H" width | t _{HIGH} | | 4.0 | - | 0.6 | - | μS |
| (Repeated) START condition setup | | | | | | | |
| time | t _{SUSTA} | | 4.7 | - | 0.6 | - | μS |
| SCL ↑ → SDA ↓ | | $C_L = 50pF,$ $R = (Vp/I_{OL})^{*1}$ | | | | | |
| Data hold time | 4 | $R = (Vp/I_{OL})^{*1}$ | 0 | 3.45* ² | 0 | 0.9*3 | _ |
| $SCL \downarrow \rightarrow SDA \downarrow \uparrow$ | t _{HDDAT} | | U | 3.43 | 0 | 0.9 | μS |
| Data setup time | t | | 250 | _ | 100 | _ | ns |
| $SDA \downarrow \uparrow \rightarrow SCL \uparrow$ | t _{SUDAT} | | 250 | _ | 100 | - | 115 |
| STOP condition setup time | 4 | | 4.0 | | 0.6 | | |
| $SCL \uparrow \rightarrow SDA \uparrow$ | t _{susto} | | 4.0 | _ | 0.0 | - | μS |
| Bus free time between | | | | | | | |
| "STOP condition" and | t _{BUS} | | 4.7 | - | 1.3 | - | μS |
| "START condition" | | | | | | | |
| Dulgo width of anikog which will be | | | | (1 1 5) | | (4.4.5) | |
| Pulse width of spikes which will be suppressed by input noise filter | t _{SP} | - | 0 | (1-1.5) × | 0 | (1-1.5) × | ns |
| suppressed by input hoise filter | | | | t _{CLKP1} *° | | t _{CLKP1} *5 | |

 $^{^{\}star 1}$: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.

^{*5:} t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time.



^{*2:} The maximum t_{HDDAT} only has to be met if the device does not extend the "L" width (t_{LOW}) of the SCL signal.

^{*3:} A high-speed mode I²C bus device can be used on a standard mode I²C bus system as long as the device satisfies the requirement of "t_{SUDAT} ≥ 250ns".

^{*4:} For use at over 100kHz, set the peripheral clock1 (CLKP1) to at least 6MHz.



14.5 A/D Converter


14.5.1 Electrical Characteristics for the A/D Converter

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$

| D | 0 | D: | Value | | | | D | |
|---|------------------|------------------|---------------------------|-----------------------------|------------------|------|---|--|
| Parameter | Symbol | Pin name | Min | Тур | Max | Unit | Remarks | |
| Resolution | - | - | - | - | 10 | bit | | |
| Total error | - | - | - 3.0 | - | + 3.0 | LSB | | |
| Nonlinearity error | - | - | - 2.5 | - | + 2.5 | LSB | | |
| Differential Nonlinearity error | - | - | - 1.9 | - | + 1.9 | LSB | | |
| Zero transition voltage | V _{ОТ} | ANn | Тур - 20 | AV _{SS} +0.5LSB | Typ + 20 | mV | | |
| Full scale transition voltage | V _{FST} | ANn | Typ - 20 | AVRH - 1.5LSB | Typ + 20 | mV | | |
| Compare time* | _ | _ | 1.0 | - | 5.0 | μs | $4.5V \le AV_{CC} \le 5.5V$ | |
| Compare time | - | _ | 2.2 | - | 8.0 | μs | $2.7V \le AV_{CC} < 4.5V$ | |
| Sampling time* | _ | | 0.5 | - | - | μs | $4.5V \le AV_{CC} \le 5.5V$ | |
| Sampling time | _ | - | 1.2 | - | - | μs | $2.7V \le AV_{CC} < 4.5V$ | |
| | I_A | | - | 2.0 | 3.1 | mA | A/D Converter active | |
| Power supply current | I_{AH} | AV _{CC} | - | - | 3.3 | μΑ | A/D Converter not operated | |
| Reference power supply current | I_R | AVRH | - | 520 | 810 | μΑ | A/D Converter active | |
| (between AVRH and AV_{SS}) | I_{RH} | AVKII | - | - | 1.0 | μΑ | A/D Converter not operated | |
| Analog input capacity | C _{VIN} | ANn | - | - | 15.9 | pF | | |
| Analog impedance | D | ANn | - | - | 2050 | Ω | $4.5V \le AV_{CC} \le 5.5V$ | |
| Analog Impedance | R_{VIN} | AINII | - | - | 3600 | Ω | $2.7V \le AV_{CC} < 4.5V$ | |
| Analog port input current (during conversion) | I _{AIN} | ANn | - 0.3 | - | + 0.3 | μΑ | AV _{SS} < V _{AIN} < AV _{CC} , AVRH | |
| Analog input voltage | V _{AIN} | ANn | AV_{SS} | - | AVRH | V | | |
| Reference voltage range | - | AVRH | AV _{CC} - 0.1 | - | AV _{CC} | V | | |
| Variation between channels | - | ANn | - | - | 4.0 | LSB | | |

^{*:} Time for each channel.





1LSB (Ideal value) =
$$\frac{AVRH - AV_{SS}}{1024}$$
 [V]

Total error of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + 0.5LSB\}}{1LSB}$$

N : A/D converter digital output value.

 V_{NT} : Voltage at which the digital output changes from 0x(N + 1) to 0xN.


V_{OT} (Ideal value) = AV_{SS} + 0.5LSB[V] V_{FST} (Ideal value) = AVRH - 1.5LSB[V]




15. Example Characteristics

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.

■MB96F637







| Page | Section | Change Results |
|----------|-------------------------------------|--|
| | Interrupt Vector Table | Changed the Description of CALLV0 to CALLV7 Reserved → |
| | | CALLV instruction |
| | | Changed the Description of RESET Reserved |
| | | → - |
| 21 | | Reset vector |
| | | Changed the Description of INT9 Reserved → |
| | | INT9 instruction |
| | | Changed the Description of EXCEPTION Reserved |
| | | \rightarrow |
| | | Undefined instruction execution |
| | | Changed the Vector name of Vector number 64 PPGRLT |
| | | → RLT6 |
| 22 | | Changed the Description of Vector number 64 |
| | | Reload Timer 6 can be used as PPG clock source → |
| | | Reload Timer 6 |
| 25 to 28 | Handling Precautions | Added a section |
| | Handling Devices | Added the description to "3. External clock usage" |
| | | (3) Opposite phase external clock |
| | | Changed the description in "7. Turn on sequence of power supply to A/D converter and analog inputs" |
| 30 | | In this case, the voltage must not exceed AVRH or AV_{CC} |
| | | In this case, AVRH must not exceed AV _{CC} . Input voltage for ports shared with analog input ports also must not exceed AV _{CC} |
| 31 | - | Added the description "12. Mode Pin (MD)" |
| <u> </u> | Electrical Characteristics | Changed the annotation *4 |
| | Absolute Maximum Ratings | Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent |
| 33 | | low voltage reset in internal vector mode). → |
| | | Note that if the +B input is applied during power-on, the power supply |
| | | is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset. |
| | 1. Absolute Maximum Ratings | Added the annotation *4 |
| | | The DEBUG I/F pin has only a protective diode against V _{SS} . Hence it |
| 33 | | is only permitted to input a negative clamping current (4mA). For |
| | | protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V. |
| | 2. Recommended Operating Conditions | Added the Value and Remarks to "Power supply voltage" Min: 2.0V |
| 35 | | Typ: - |
| | | Max: 5.5V |
| | | Remarks: Maintains RAM data in stop mode |
| | | Changed the Value of "Smoothing capacitor at C pin" |
| | | Typ: 1.0μ F $\rightarrow 1.0\mu$ F to 3.9μ F |
| | | Max: $1.5\mu F \rightarrow 4.7\mu F$ Changed the Remarks of "Smoothing capacitor at C pin" |
| | | Deleted "(Target value)" |
| | | Added "3.9µF (Allowance within ± 20%)" |



| Page | Section | Change Results |
|------|---|---|
| 39 | DC Characteristics (1) Current Rating | Changed the Value of "Power supply current in Stop modes" I_{CCH} Max: $90\mu A \rightarrow 60\mu A$ ($T_A = +25^{\circ}C$) Max: $985\mu A \rightarrow 880\mu A$ ($T_A = +105^{\circ}C$) Max: $1985\mu A \rightarrow 1845\mu A$ ($T_A = +125^{\circ}C$) |
| | | Added the Symbol |
| | | Changed the Value and condition of "Power supply current for active Low Voltage detector" ICCLVD |
| | | Typ: 5μA, Max: 15μA, Remarks: nothing → Typ: 5μA, Max: -, Remarks: T _A = +25°C |
| | | Typ: -, Max: 12.5µA, Remarks: T _A = +125°C |
| | | Changed the condition of "Flash Write/Erase current" IccFLASH Time 12 Fm A May 20m A Removies nothing |
| | | Typ: 12.5mA, Max: 20mA, Remarks: nothing → |
| | | Typ: 12.5mA, Max: -, Remarks: T _A = +25°C Typ: -, Max: 20mA, Remarks: T _A = +125°C |
| | | Changed the annotation *2 |
| | | The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. |
| | | → When Flash is not in Power-down / reset mode, I _{CCFLASHPD} must be added to the Power supply current. |
| | | The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock |
| | | connected to the Sub oscillator. The current for "On Chip Debugger" part is not included. |
| 40 | 3. DC Characteristics | Added the Symbol for DEBUG I/F pin |
| 40 | (2) Pin Characteristics | V _{OLD} |
| | | Changed the Pin name of "Input capacitance" Other than |
| | | Vcc, |
| | | Vss, AVcc. |
| | | AVCC, AVss. |
| | | AVRH |
| 41 | | → Other than |
| 41 | | C, |
| | | Vcc, |
| | | Vss, AVcc, |
| | | AVSS, |
| | | AVRH |
| | | Deleted the annotation "I _{OH} and I _{OL} are target value." |
| | 4. AC Characteristics | Changed MAX frequency for f _{FCI} in all conditions |
| 42 | (1) Main Clock Input Characteristics | 16→8 |
| | | Changed MIN frequency for t _{CYLH} 62.5→125 |
| | | Changed MIN, MAX and Unit for P _{WH} , P _{WL} |
| | | MIN: 30→55 |
| | | MAX: 70→- |
| | | Unit: %→ns Added the figure (t _{CYLH}) when using the external clock |
| 43 | 4. AC Characteristics | |
| 40 | (2) Sub Clock Input Characteristics | Added the figure (t _{CYLL}) when using the crystal oscillator clock |



| Page | Section | Change Results | |
|--------------|---|---|--|
| | 7. Flash Memory Write/Erase Characteristics | Changed the Value of "Sector erase time" | |
| | | Added "Security Sector" to "Sector erase time" | |
| | | Changed the Parameter | |
| | | "Half word (16 bit) write time" | |
| | | → ((a) (b) (b) (b) (b) (b) (b) (b) (b) (b) (b | |
| | | "Word (16-bit) write time" | |
| 57 | | Changed the Value of "Chip erase time" | |
| | | Changed the Remarks of "Sector erase time" | |
| | | Excludes write time prior to internal erase | |
| | | Includes write time prior to internal erase | |
| | | Added the Note and annotation *1 | |
| | | Deleted "(targeted value)" from title "Write/Erase cycles and data hold | |
| | | time" | |
| 58 to 60 | Example Characteristics | Added a section | |
| | Ordering Information | Changed part number | |
| | | MCU with CAN controller | |
| 61 | | MB96F636RAPMC-GSE1* → MB96F636RBPMC-GSE1 | |
| | | MB96F636RAPMC-GSE2* → MB96F636RBPMC-GSE2 | |
| | | MB96F637RAPMC-GSE1* → MB96F637RBPMC-GSE1 | |
| | Ondering lafe we etien | MB96F637RAPMC-GSE2* → MB96F637RBPMC-GSE2 | |
| | Ordering Information | Added part number MCU with CAN controller | |
| | | MB96F633RBPMC-GSE1 | |
| | | MB96F633RBPMC-GSE2 | |
| | | MB96F635RBPMC-GSE1 | |
| 61 | | MB96F635RBPMC-GSE2 | |
| | | MCU without CAN controller | |
| | | MB96F633ABPMC-GSE1 | |
| | | MB96F633ABPMC-GSE2 | |
| | | MB96F635ABPMC-GSE1 | |
| | | MB96F635ABPMC-GSE2 | |
| Revision 1.1 | | | |
| - | - | Company name and layout design change | |

NOTE: Please see "Document History" about later revised information.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive
Clocks & Buffers

Interface

Lighting & Power Control

Memory PSoC

Touch Sensing

USB Controllers Wireless/RF

Spansion Products

cypress.com/go/automotive cypress.com/go/clocks

cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/memory

cypress.com/go/psoc cypress.com/go/touch

cypress.com/go/USB cypress.com/go/wireless

cypress.com/spansionproducts

PSoC® Solutions

psoc.cypress.com/solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation 2011-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.