



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"



Details




Product Status	Obsolete
Core Processor	F ² MC-16FX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, I ² C, LINbus, SCI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	64
Program Memory Size	288KB (288K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 21x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f636rbpmc-gse1

Contents

1. Product Lineup	5
2. Block Diagram.....	6
3. Pin Assignment	7
4. Pin Description	8
5. Pin Circuit Type.....	10
6. I/O Circuit Type	13
7. Memory Map	18
8. RAMSTART Addresses.....	19
9. User ROM Memory Map For Flash Devices	20
10. Serial Programming Communication Interface.....	21
11. Interrupt Vector Table.....	22
12. Handling Precautions	26
12.1 Precautions for Product Design.....	26
12.2 Precautions for Package Mounting.....	27
12.3 Precautions for Use Environment.....	28
13. Handling Devices	29
13.1 Latch-up prevention.....	29
13.2 Unused pins handling.....	29
13.3 External clock usage	30
13.3.1 Single phase external clock for Main oscillator.....	30
13.3.2 Single phase external clock for Sub oscillator.....	30
13.3.3 Opposite phase external clock	30
13.4 Notes on PLL clock mode operation.....	30
13.5 Power supply pins (V_{cc}/V_{ss})	30
13.6 Crystal oscillator and ceramic resonator circuit	31
13.7 Turn on sequence of power supply to A/D converter and analog inputs	31
13.8 Pin handling when not using the A/D converter.....	31
13.9 Notes on Power-on.....	31
13.10 Stabilization of power supply voltage	31
13.11 Serial communication	31
13.12 Mode Pin (MD)	31
14. Electrical Characteristics	32
14.1 Absolute Maximum Ratings.....	32
14.2 Recommended Operating Conditions	34
14.3 DC Characteristics	35
14.3.1 Current Rating	35
14.3.2 Pin Characteristics	39
14.4 AC Characteristics.....	41
14.4.1 Main Clock Input Characteristics.....	41
14.4.2 Sub Clock Input Characteristics	42
14.4.3 Built-in RC Oscillation Characteristics	43
14.4.4 Internal Clock Timing	43
14.4.5 Operating Conditions of PLL	44
14.4.6 Reset Input.....	44
14.4.7 Power-on Reset Timing	45
14.4.8 USART Timing	46

14.4.9 External Input Timing	48
14.4.10 I ² C Timing.....	49
14.5 A/D Converter.....	50
14.5.1 Electrical Characteristics for the A/D Converter	50
14.5.2 Accuracy and Setting of the A/D Converter Sampling Time	51
14.5.3 Definition of A/D Converter Terms	52
14.6 Low Voltage Detection Function Characteristics	54
14.7 Flash Memory Write/Erase Characteristics	56
15. Example Characteristics .	57
16. Ordering Information	60
17. Package Dimension	61
18. Major Changes	62
Document History.....	68

Type	Circuit	Remarks
B	 <p>The circuit diagram illustrates two low-speed oscillation circuits (X1A and X0A) sharing a common pull-up control and automotive input interface. The top section shows a feedback loop with a resistor R and a logic inverter. The output of the inverter is connected to the X1A and X0A inputs. The outputs of X1A and X0A are connected to a logic inverter, which then drives the FCI (Feedback Control Input) pin. The FCI pin also receives control signals from the bottom section. The bottom section contains a pull-up control circuit with P-ch and N-ch MOSFETs, and a feedback loop with resistor R and logic inverter. The outputs Pout and Nout are shown.</p>	<p>Low-speed oscillation circuit shared with GPIO functionality:</p> <ul style="list-style-type: none"> • Feedback resistor = approx. $5.0\text{M}\Omega$ • GPIO functionality selectable (CMOS level output ($I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$), Automotive input with input shutdown function and programmable pull-up resistor)
C	 <p>The circuit diagram shows a CMOS hysteresis input pin. It consists of a resistor R connected to a node between two operational amplifiers. The non-inverting input of the first op-amp is connected to ground, and its inverting input is connected to the hysteresis inputs. The output of the first op-amp is connected to the non-inverting input of the second op-amp, and its inverting input is connected to the output of the second op-amp. The output of the second op-amp is the hysteresis input pin.</p>	CMOS hysteresis input pin

Type	Circuit	Remarks
K	 <p>P-ch P-ch N-ch R Standby control for input shutdown Pout Nout Automotive input Analog input</p>	<ul style="list-style-type: none"> CMOS level output ($I_{OL} = 4mA$, $I_{OH} = -4mA$) Automotive input with input shutdown function Programmable pull-up resistor Analog input
M	 <p>P-ch P-ch N-ch R Standby control for input shutdown Pout Nout Hysteresis input</p>	<ul style="list-style-type: none"> CMOS level output ($I_{OL} = 4mA$, $I_{OH} = -4mA$) CMOS hysteresis input with input shutdown function Programmable pull-up resistor
N	 <p>P-ch P-ch N-ch R Standby control for input shutdown Pout Nout* Hysteresis input</p>	<ul style="list-style-type: none"> CMOS level output ($I_{OL} = 3mA$, $I_{OH} = -3mA$) CMOS hysteresis input with input shutdown function Programmable pull-up resistor <p>*: N-channel transistor has slew rate control according to I²C spec, irrespective of usage.</p>

9. User ROM Memory Map For Flash Devices

		MB96F633	MB96F635	MB96F636	MB96F637	
CPU mode address	Flash memory mode address	Flash size 64.5KB + 32KB	Flash size 128.5KB + 32KB	Flash size 256.5KB + 32KB	Flash size 384.5KB + 32KB	
FF:FFFFH	3F:FFFFH	SA39 - 64KB Reserved	SA39 - 64KB	SA39 - 64KB	SA39 - 64KB	SA39 - 64KB
FF:0000H	3F:0000H		SA38 - 64KB	SA38 - 64KB	SA38 - 64KB	SA38 - 64KB
FE:FFFFH	3E:FFFFH			SA37 - 64KB	SA37 - 64KB	SA37 - 64KB
FE:0000H	3E:0000H			SA36 - 64KB	SA36 - 64KB	SA36 - 64KB
FD:FFFFH	3D:FFFFH				SA35 - 64KB	SA35 - 64KB
FD:0000H	3D:0000H				SA34 - 64KB	SA34 - 64KB
FC:FFFFH	3C:FFFFH					
FC:0000H	3C:0000H					
FB:FFFFH	3B:FFFFH					
FB:0000H	3B:0000H					
FA:FFFFH	3A:FFFFH	DF:A000H DF:9FFFH DF:8000H DF:7FFFH DF:6000H DF:5FFFH DF:4000H DF:3FFFH DF:2000H DF:1FFFH DF:0000H	SA0 - 8KB	SA1 - 8KB	SA2 - 8KB	SA3 - 8KB
FA:0000H	3A:0000H		SA2 - 8KB	SA3 - 8KB	SA4 - 8KB	SA4 - 8KB
F9:FFFFH			SA1 - 8KB	SA2 - 8KB	SA3 - 8KB	SA3 - 8KB
			SA0 - 8KB	SA1 - 8KB	SA2 - 8KB	SA2 - 8KB
			SAS - 512B*	SAS - 512B*	SAS - 512B*	SAS - 512B*
			Reserved	Reserved	Reserved	Reserved
		Bank A of Flash A Bank B of Flash A Bank A of Flash A	SA4 - 8KB	SA4 - 8KB	SA4 - 8KB	SA4 - 8KB
			SA3 - 8KB	SA3 - 8KB	SA3 - 8KB	SA3 - 8KB
			SA2 - 8KB	SA2 - 8KB	SA2 - 8KB	SA2 - 8KB
			SA1 - 8KB	SA1 - 8KB	SA1 - 8KB	SA1 - 8KB
			SAS - 512B*	SAS - 512B*	SAS - 512B*	SAS - 512B*
			Reserved	Reserved	Reserved	Reserved

*: Physical address area of SAS-512B is from DF:0000H to DF:01FFH.

Others (from DF:0200H to DF:1FFFH) is mirror area of SAS-512B.

Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000H -DF:01FFH.

SAS can not be used for E²PROM emulation.

11. Interrupt Vector Table

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
0	3FC _H	CALLV0	No	-	CALLV instruction
1	3F8 _H	CALLV1	No	-	CALLV instruction
2	3F4 _H	CALLV2	No	-	CALLV instruction
3	3F0 _H	CALLV3	No	-	CALLV instruction
4	3EC _H	CALLV4	No	-	CALLV instruction
5	3E8 _H	CALLV5	No	-	CALLV instruction
6	3E4 _H	CALLV6	No	-	CALLV instruction
7	3E0 _H	CALLV7	No	-	CALLV instruction
8	3DC _H	RESET	No	-	Reset vector
9	3D8 _H	INT9	No	-	INT9 instruction
10	3D4 _H	EXCEPTION	No	-	Undefined instruction execution
11	3D0 _H	NMI	No	-	Non-Maskable Interrupt
12	3CC _H	DLY	No	12	Delayed Interrupt
13	3C8 _H	RC_TIMER	No	13	RC Clock Timer
14	3C4 _H	MC_TIMER	No	14	Main Clock Timer
15	3C0 _H	SC_TIMER	No	15	Sub Clock Timer
16	3BC _H	LVDI	No	16	Low Voltage Detector
17	3B8 _H	EXTINT0	Yes	17	External Interrupt 0
18	3B4 _H	EXTINT1	Yes	18	External Interrupt 1
19	3B0 _H	EXTINT2	Yes	19	External Interrupt 2
20	3AC _H	EXTINT3	Yes	20	External Interrupt 3
21	3A8 _H	EXTINT4	Yes	21	External Interrupt 4
22	3A4 _H	EXTINT5	Yes	22	External Interrupt 5
23	3A0 _H	EXTINT6	Yes	23	External Interrupt 6
24	39C _H	EXTINT7	Yes	24	External Interrupt 7
25	398 _H	EXTINT8	Yes	25	External Interrupt 8
26	394 _H	EXTINT9	Yes	26	External Interrupt 9
27	390 _H	EXTINT10	Yes	27	External Interrupt 10
28	38C _H	EXTINT11	Yes	28	External Interrupt 11
29	388 _H	EXTINT12	Yes	29	External Interrupt 12
30	384 _H	EXTINT13	Yes	30	External Interrupt 13
31	380 _H	-	-	31	Reserved
32	37C _H	EXTINT15	Yes	32	External Interrupt 15
33	378 _H	CAN0	No	33	CAN Controller 0
34	374 _H	-	-	34	Reserved
35	370 _H	-	-	35	Reserved
36	36C _H	-	-	36	Reserved
37	368 _H	-	-	37	Reserved
38	364 _H	PPG0	Yes	38	Programmable Pulse Generator 0
39	360 _H	PPG1	Yes	39	Programmable Pulse Generator 1

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
124	20CH	-	-	124	Reserved
125	208H	-	-	125	Reserved
126	204H	-	-	126	Reserved
127	200H	-	-	127	Reserved
128	1FCH	-	-	128	Reserved
129	1F8H	-	-	129	Reserved
130	1F4H	-	-	130	Reserved
131	1F0H	-	-	131	Reserved
132	1ECH	-	-	132	Reserved
133	1E8H	FLASHA	Yes	133	Flash memory A interrupt
134	1E4H	-	-	134	Reserved
135	1E0H	-	-	135	Reserved
136	1DCH	-	-	136	Reserved
137	1D8H	QPRC0	Yes	137	Quadrature Position/Revolution counter 0
138	1D4H	QPRC1	Yes	138	Quadrature Position/Revolution counter 1
139	1D0H	ADCRC0	No	139	A/D Converter 0 - Range Comparator
140	1CCH	-	-	140	Reserved
141	1C8H	-	-	141	Reserved
142	1C4H	-	-	142	Reserved
143	1C0H	-	-	143	Reserved


13.3 External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration.

See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

13.3.1 Single phase external clock for Main oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.




13.3.2 Single phase external clock for Sub oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and X0A/P04_0 pin must be driven. X1A/P04_1 pin can be configured as GPIO.

13.3.3 Opposite phase external clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



13.4 Notes on PLL clock mode operation

If the microcontroller is operated with PLL clock mode and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

13.5 Power supply pins (V_{cc}/V_{ss})


It is required that all V_{cc} -level as well as all V_{ss} -level power supply pins are at the same potential. If there is more than one V_{cc} or V_{ss} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

V_{cc} and V_{ss} pins must be connected to the device from the power supply with lowest possible impedance.

The smoothing capacitor at V_{cc} pin must use the one of a capacity value that is larger than C_s .

Besides this, as a measure against power supply noise, it is required to connect a bypass capacitor of about $0.1\mu F$ between V_{cc} and V_{ss} pins as close as possible to V_{cc} and V_{ss} pins.

- The DEBUG I/F pin has only a protective diode against V_{SS}. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.
- Sample recommended circuits:



*⁵: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

$$P_D = P_{IO} + P_{INT}$$

$P_{IO} = \sum (V_{OL} \times I_{OL} + V_{OH} \times I_{OH})$ (I/O load power dissipation, sum is performed on all I/O ports)

$P_{INT} = V_{CC} \times (I_{CC} + I_A)$ (internal power dissipation)

I_{CC} is the total core current consumption into V_{CC} as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

I_A is the analog current consumption into AV_{CC} .

*⁶: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.

*⁷: Write/erase to a large sector in flash memory is warranted with $TA \leq + 105^{\circ}\text{C}$.

WARNING

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

14.3 DC Characteristics



14.3.1 Current Rating

($V_{CC} = AV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks	
				Min	Typ	Max			
Power supply current in Run modes ^{*1}	I _{CCPLL}	V _{CC}	PLL Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32MHz Flash 0 wait (CLKRC and CLKSC stopped)	-	27	-	mA	$T_A = +25^\circ C$	
				-	-	37	mA	$T_A = +105^\circ C$	
				-	-	38.5	mA	$T_A = +125^\circ C$	
	I _{CCMAIN}		Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz Flash 0 wait (CLKPLL, CLKSC and CLKRC stopped)	-	3.5	-	mA	$T_A = +25^\circ C$	
				-	-	8	mA	$T_A = +105^\circ C$	
				-	-	9.5	mA	$T_A = +125^\circ C$	
	I _{CCRCH}		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz Flash 0 wait (CLKMC, CLKPLL and CLKSC stopped)	-	1.8	-	mA	$T_A = +25^\circ C$	
				-	-	6	mA	$T_A = +105^\circ C$	
				-	-	7.5	mA	$T_A = +125^\circ C$	
	I _{CCRCL}		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz Flash 0 wait (CLKMC, CLKPLL and CLKSC stopped)	-	0.16	-	mA	$T_A = +25^\circ C$	
				-	-	3.5	mA	$T_A = +105^\circ C$	
				-	-	5	mA	$T_A = +125^\circ C$	
	I _{CCSUB}		Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz Flash 0 wait (CLKMC, CLKPLL and CLKRC stopped)	-	0.1	-	mA	$T_A = +25^\circ C$	
				-	-	3.3	mA	$T_A = +105^\circ C$	
				-	-	4.8	mA	$T_A = +125^\circ C$	

14.3.2 Pin Characteristics
 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^\circ C \text{ to } +125^\circ C)$

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level input voltage	V _{IH}	Port inputs Pnn_m	-	V _{CC} $\times 0.7$	-	V _{CC} $+ 0.3$	V	CMOS Hysteresis input
			-	V _{CC} $\times 0.8$	-	V _{CC} $+ 0.3$	V	AUTOMOTIVE Hysteresis input
	V _{IHX0S}	X0	External clock in "Fast Clock Input mode"	V _D $\times 0.8$	-	V _D	V	VD=1.8V±0.15V
	V _{IHX0AS}	X0A	External clock in "Oscillation mode"	V _{CC} $\times 0.8$	-	V _{CC} $+ 0.3$	V	
	V _{IHR}	RSTX	-	V _{CC} $\times 0.8$	-	V _{CC} $+ 0.3$	V	CMOS Hysteresis input
	V _{IHM}	MD	-	V _{CC} $- 0.3$	-	V _{CC} $+ 0.3$	V	CMOS Hysteresis input
"L" level input voltage	V _{IL}	Port inputs Pnn_m	-	V _{SS} $- 0.3$	-	V _{CC} $\times 0.3$	V	CMOS Hysteresis input
			-	V _{SS} $- 0.3$	-	V _{CC} $\times 0.5$	V	AUTOMOTIVE Hysteresis input
	V _{ILX0S}	X0	External clock in "Fast Clock Input mode"	V _{SS}	-	V _D $\times 0.2$	V	VD=1.8V±0.15V
	V _{ILX0AS}	X0A	External clock in "Oscillation mode"	V _{SS} $- 0.3$	-	V _{CC} $\times 0.2$	V	
	V _{ILR}	RSTX	-	V _{SS} $- 0.3$	-	V _{CC} $\times 0.2$	V	CMOS Hysteresis input
	V _{ILM}	MD	-	V _{SS} $- 0.3$	-	V _{SS} $+ 0.3$	V	CMOS Hysteresis input
"H" level output voltage	V _{OH4}	4mA type	4.5V ≤ V _{CC} ≤ 5.5V I _{OH} = -4mA	V _{CC} $- 0.5$	-	V _{CC}	V	
			2.7V ≤ V _{CC} < 4.5V I _{OH} = -1.5mA					
	V _{OH3}	3mA type	4.5V ≤ V _{CC} ≤ 5.5V I _{OH} = -3mA	V _{CC} $- 0.5$	-	V _{CC}	V	
			2.7V ≤ V _{CC} < 4.5V I _{OH} = -1.5mA					
"L" level output voltage	V _{OL4}	4mA type	4.5V ≤ V _{CC} ≤ 5.5V I _{OL} = +4mA	-	-	0.4	V	
			2.7V ≤ V _{CC} < 4.5V I _{OL} = +1.7mA					
	V _{OL3}	3mA type	2.7V ≤ V _{CC} < 5.5V I _{OL} = +3mA	-	-	0.4	V	
	V _{OLD}	DEBUG I/F	V _{CC} = 2.7V I _{OL} = +25mA	0	-	0.25	V	



14.5 A/D Converter


14.5.1 Electrical Characteristics for the A/D Converter

($V_{CC} = AV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	10	bit	
Total error	-	-	-3.0	-	+3.0	LSB	
Nonlinearity error	-	-	-2.5	-	+2.5	LSB	
Differential Nonlinearity error	-	-	-1.9	-	+1.9	LSB	
Zero transition voltage	V_{OT}	ANn	Typ - 20	$AV_{SS} + 0.5LSB$	Typ + 20	mV	
Full scale transition voltage	V_{FST}	ANn	Typ - 20	$AV_{RH} - 1.5LSB$	Typ + 20	mV	
Compare time*	-	-	1.0	-	5.0	μs	$4.5V \leq AV_{CC} \leq 5.5V$
			2.2	-	8.0	μs	$2.7V \leq AV_{CC} < 4.5V$
Sampling time*	-	-	0.5	-	-	μs	$4.5V \leq AV_{CC} \leq 5.5V$
			1.2	-	-	μs	$2.7V \leq AV_{CC} < 4.5V$
Power supply current	I_A	AV_{CC}	-	2.0	3.1	mA	A/D Converter active
	I_{AH}		-	-	3.3	μA	A/D Converter not operated
Reference power supply current (between AVRH and AV_{SS})	I_R	AVRH	-	520	810	μA	A/D Converter active
	I_{RH}		-	-	1.0	μA	A/D Converter not operated
Analog input capacity	C_{VIN}	ANn	-	-	15.9	pF	
Analog impedance	R_{VIN}	ANn	-	-	2050	Ω	$4.5V \leq AV_{CC} \leq 5.5V$
			-	-	3600	Ω	$2.7V \leq AV_{CC} < 4.5V$
Analog port input current (during conversion)	I_{AIN}	ANn	-0.3	-	+0.3	μA	$AV_{SS} < V_{AIN} < AV_{CC}, AVRH$
Analog input voltage	V_{AIN}	ANn	AV_{SS}	-	AVRH	V	
Reference voltage range	-	AVRH	$AV_{CC} - 0.1$	-	AV_{CC}	V	
Variation between channels	-	ANn	-	-	4.0	LSB	

*: Time for each channel.

■MB96F637



■ Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	Main osc.	CLKMC = 4MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock fast	CLKMC = 2MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock slow	CLKMC = 100kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
	Sub osc.	CLKMC = 32 kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
Stop mode	stopped	(All clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode

16. Ordering Information

MCU with CAN controller

Part number	Flash memory	Package*
MB96F633RBPMC-GSE1	Flash A (96.5KB)	80-pin plastic LQFP (FPT-80P-M21)
MB96F633RBPMC-GSE2		
MB96F635RBPMC-GSE1	Flash A (160.5KB)	80-pin plastic LQFP (FPT-80P-M21)
MB96F635RBPMC-GSE2		
MB96F636RBPMC-GSE1	Flash A (288.5KB)	80-pin plastic LQFP (FPT-80P-M21)
MB96F636RBPMC-GSE2		
MB96F637RBPMC-GSE1	Flash A (416.5KB)	80-pin plastic LQFP (FPT-80P-M21)
MB96F637RBPMC-GSE2		


*: For details about package, see "Package Dimension".


MCU without CAN controller

Part number	Flash memory	Package*
MB96F633ABPMC-GSE1	Flash A (96.5KB)	80-pin plastic LQFP (FPT-80P-M21)
MB96F633ABPMC-GSE2		
MB96F635ABPMC-GSE1	Flash A (160.5KB)	80-pin plastic LQFP (FPT-80P-M21)
MB96F635ABPMC-GSE2		

*: For details about package, see "Package Dimension".

17. Package Dimension

 80-pin plastic LQFP (FPT-80P-M21)	Lead pitch 0.50 mm
	Package width × package length 12 mm × 12 mm
	Lead shape Gullwing
	Sealing method Plastic mold
	Mounting height 1.70 mm Max
	Weight 0.47 g
	Code (Reference) P-LFQFP80-12x12-0.50



Page	Section	Change Results
21	Interrupt Vector Table	Changed the Description of CALLV0 to CALLV7 Reserved → CALLV instruction
		Changed the Description of RESET Reserved → Reset vector
		Changed the Description of INT9 Reserved → INT9 instruction
		Changed the Description of EXCEPTION Reserved → Undefined instruction execution
22		Changed the Vector name of Vector number 64 PPGRLT → RLT6
		Changed the Description of Vector number 64 Reload Timer 6 can be used as PPG clock source → Reload Timer 6
25 to 28	Handling Precautions	Added a section
30	Handling Devices	Added the description to "3. External clock usage" (3) Opposite phase external clock
		Changed the description in "7. Turn on sequence of power supply to A/D converter and analog inputs"
		In this case, the voltage must not exceed AVRH or AV _{CC} → In this case, AVRH must not exceed AV _{CC} . Input voltage for ports shared with analog input ports also must not exceed AV _{CC}
		Added the description "12. Mode Pin (MD)"
33	Electrical Characteristics 1. Absolute Maximum Ratings	Changed the annotation *4 Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode). → Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.
33	1. Absolute Maximum Ratings	Added the annotation *4 The DEBUG I/F pin has only a protective diode against V _{SS} . Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.
35	2. Recommended Operating Conditions	Added the Value and Remarks to "Power supply voltage" Min: 2.0V Typ: - Max: 5.5V Remarks: Maintains RAM data in stop mode
		Changed the Value of "Smoothing capacitor at C pin" Typ: 1.0μF → 1.0μF to 3.9μF Max: 1.5μF → 4.7μF
		Changed the Remarks of "Smoothing capacitor at C pin" Deleted "(Target value)" Added "3.9μF (Allowance within ± 20%)"

Page	Section	Change Results
57	7. Flash Memory Write/Erase Characteristics	Changed the Value of "Sector erase time" Added "Security Sector" to "Sector erase time" Changed the Parameter "Half word (16 bit) write time" → "Word (16-bit) write time" Changed the Value of "Chip erase time" Changed the Remarks of "Sector erase time" Excludes write time prior to internal erase → Includes write time prior to internal erase Added the Note and annotation *1 Deleted "(targeted value)" from title "Write/Erase cycles and data hold time"
58 to 60	Example Characteristics	Added a section
61	Ordering Information	Changed part number MCU with CAN controller MB96F636RAPMC-GSE1* → MB96F636RBPMC-GSE1 MB96F636RAPMC-GSE2* → MB96F636RBPMC-GSE2 MB96F637RAPMC-GSE1* → MB96F637RBPMC-GSE1 MB96F637RAPMC-GSE2* → MB96F637RBPMC-GSE2
61	Ordering Information	Added part number MCU with CAN controller MB96F633RBPMC-GSE1 MB96F633RBPMC-GSE2 MB96F635RBPMC-GSE1 MB96F635RBPMC-GSE2 MCU without CAN controller MB96F633ABPMC-GSE1 MB96F633ABPMC-GSE2 MB96F635ABPMC-GSE1 MB96F635ABPMC-GSE2
Revision 1.1		
-	-	Company name and layout design change

NOTE: Please see “Document History” about later revised information.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless
Spansion Products	cypress.com/spansionproducts

PSoC® Solutions

psoc.cypress.com/solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation 2011-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.