

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART, USB
Peripherals	DMA, POR, PWM, WDT
Number of I/O	15
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 11x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f070f6p6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Contents**

1	Intro	duction	l	8
2	Desc	ription		9
3	Func	tional c	overview	12
	3.1	ARM®-	-Cortex $^{ ext{@}}$ -M0 core with embedded Flash and SRAM $\dots \dots$	12
	3.2	Memor	ies	12
	3.3	Boot m	nodes	12
	3.4	Cyclic	redundancy check calculation unit (CRC)	13
	3.5	Power	management	13
		3.5.1	Power supply schemes	13
		3.5.2	Power supply supervisors	13
		3.5.3	Voltage regulator	13
		3.5.4	Low-power modes	14
	3.6	Clocks	and startup	14
	3.7	Genera	al-purpose inputs/outputs (GPIOs)	15
	3.8	Direct ı	memory access controller (DMA)	16
	3.9	Interru	pts and events	16
		3.9.1	Nested vectored interrupt controller (NVIC)	16
		3.9.2	Extended interrupt/event controller (EXTI)	16
	3.10	Analog	to digital converter (ADC)	17
		3.10.1	Temperature sensor	17
		3.10.2	Internal voltage reference (V <sub>REFINT</sub> )	17
	3.11	Timers	and watchdogs	18
		3.11.1	Advanced-control timer (TIM1)	18
		3.11.2	General-purpose timers (TIM3, TIM1417)	19
		3.11.3	Basic timers TIM6 and TIM7	
		3.11.4	Independent watchdog (IWDG)	
		3.11.5	System window watchdog (WWDG)	
		3.11.6	SysTick timer	
	3.12		me clock (RTC)	
	3.13		tegrated circuit interfaces (I <sup>2</sup> C)	
	3.14	Univers	sal synchronous/asynchronous receiver/transmitter (USART) .	21



# List of tables

T-61- 4	CTM20F070CD/DD/00/F0 foreity device fortunes and national accept	40
Table 1.	STM32F070CB/RB/C6/F6 family device features and peripheral counts	
Table 2.	Temperature sensor calibration values	
Table 3.	Internal voltage reference calibration values	
Table 4.	Timer feature comparison	
Table 5.	Comparison of I2C analog and digital filters	
Table 6.	STM32F070CB/RB/C6/F6 I <sup>2</sup> C implementation	
Table 7.	STM32F70x0 USART implementation	
Table 8.	STM32F070CB/RB/C6/F6 SPI implementation	23
Table 9.	Legend/abbreviations used in the pinout table	25
Table 10.	STM32F070xB/6 pin definitions	26
Table 11.	Alternate functions selected through GPIOA_AFR registers for port A	
Table 12.	Alternate functions selected through GPIOB_AFR registers for port B	
Table 13.	Alternate functions selected through GPIOC_AFR registers for port C	
Table 14.	Alternate functions selected through GPIOD_AFR registers for port D	
Table 15.	Alternate functions selected through GPIOF_AFR registers for port F	
Table 16.	STM32F070CB/RB/C6/F6 peripheral register boundary addresses	
Table 17.	Voltage characteristics	
Table 18.	Current characteristics	
Table 19.	Thermal characteristics	
Table 19.	General operating conditions	
Table 20.	Operating conditions at power-up / power-down	
Table 22.	Embedded reset and power control block characteristics	
Table 23.	Embedded internal reference voltage	
Table 24.	Typical and maximum current consumption from $V_{DD}$ supply at $V_{DD} = 3.6 \text{ V} \dots$	
Table 25.	Typical and maximum current consumption from the V <sub>DDA</sub> supply	
Table 26.	Typical and maximum consumption in Stop and Standby modes	43
Table 27.	Typical current consumption in Run mode, code with data processing	
	running from Flash	
Table 28.	Switching output I/O current consumption	
Table 29.	Low-power mode wakeup timings	
Table 30.	High-speed external user clock characteristics	
Table 31.	Low-speed external user clock characteristics	47
Table 32.	HSE oscillator characteristics	
Table 33.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	49
Table 34.	HSI oscillator characteristics	50
Table 35.	HSI14 oscillator characteristics	50
Table 36.	LSI oscillator characteristics	50
Table 37.	PLL characteristics	51
Table 38.	Flash memory characteristics	51
Table 39.	Flash memory endurance and data retention	
Table 40.	EMS characteristics	
Table 41.	EMI characteristics	
Table 42.	ESD absolute maximum ratings	
Table 43.	Electrical sensitivities	
Table 44.	I/O current injection susceptibility	
Table 45.	I/O static characteristics	
Table 45.	Output voltage characteristics	
Table 40.	I/O AC characteristics	
1 abic 47.	#O AO GHALAGIGHGUS	ວອ



# 3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

# 3.5 Power management

## 3.5.1 Power supply schemes

- V<sub>DD</sub> = 2.4 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through VDD pins.
- V<sub>DDA</sub> = from V<sub>DD</sub> to 3.6 V: external analog power supply for ADC, Reset blocks, RCs and PLL. The V<sub>DDA</sub> voltage level must be always greater or equal to the V<sub>DD</sub> voltage level and must be provided first.

For more details on how to connect power pins, refer to Figure 9: Power supply scheme.

## 3.5.2 Power supply supervisors

The device has integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold,  $V_{POR/PDR}$ , without the need for an external reset circuit.

- The POR monitors only the V<sub>DD</sub> supply voltage. During the startup phase it is required that V<sub>DDA</sub> should arrive first and be greater than or equal to V<sub>DD</sub>.
- The PDR monitors both the V<sub>DD</sub> and V<sub>DDA</sub> supply voltages, however the V<sub>DDA</sub> power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V<sub>DDA</sub> is higher than or equal to V<sub>DD</sub>.

## 3.5.3 Voltage regulator

The regulator has two operating modes and it is always enabled after reset.

- Main (MR) is used in normal operating mode (Run).
- Low power (LPR) can be used in Stop mode where the power demand is reduced.

In Standby mode, it is put in power down mode. In this mode, the regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost).

STM32F070CB/RB/C6/F6 Functional overview




Figure 2. Clock tree

# 3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.

The I/O configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

STM32F070CB/RB/C6/F6 Functional overview

# 3.13 Inter-integrated circuit interfaces (I<sup>2</sup>C)

Up to two I2C interfaces (I2C1 and I2C2) can operate in multimaster or slave modes. Both can support Standard mode (up to 100 kbit/s) or Fast mode (up to 400 kbit/s). I2C1 also supports Fast Mode Plus (up to 1 Mbit/s), with 20 mA output drive.

Both support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask). They also include programmable analog and digital noise filters.

Table 5. Comparison of I2C analog and digital filters

-	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	Extra filtering capability vs. standard requirements.     Stable length
Drawbacks	Variations depending on temperature, voltage, process	-

In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management.

The I2C interfaces can be served by the DMA controller.

Refer to Table 6 for the differences between I2C1 and I2C2.

Table 6. STM32F070CB/RB/C6/F6 I<sup>2</sup>C implementation<sup>(1)</sup>

I2C features	I2C1	I2C2 <sup>(2)</sup>
7-bit addressing mode	Х	Х
10-bit addressing mode	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х
Fast Mode Plus (up to 1 Mbit/s), with 20mA output drive I/Os	Х	-
Independent clock	Х	-
SMBus	Х	-
Wakeup from STOP	-	-

<sup>1.</sup> X = supported.

# 3.14 Universal synchronous/asynchronous receiver/transmitter (USART)

The device embeds up to four universal synchronous/asynchronous receivers/transmitters that communicate at speeds of up to 6 Mbit/s.

<sup>2.</sup> Only available on STM32F070xB devices.

*Table 7* gives an overview of features as implemented on the available USART interfaces. All USART interfaces can be served by the DMA controller.

Table 7. STM32F70x0 USART implementation<sup>(1)</sup>

HOART	STM32	F070x6	STM32F070xB			
USART modes/ features	USART1	USART2	USART1 USART2	USART3	USART4	
Hardware flow control for modem	Х	Х	Х	Х	Х	
Continuous communication using DMA	Х	х	х	х	-	
Multiprocessor communication	Х	Х	Х	Х	Х	
Synchronous mode	Х	Х	Х	Х	Х	
Smartcard mode	-	-	-	-	-	
Single-wire Half-duplex communication	Х	х	х	х	х	
IrDA SIR ENDEC block	-	-	-	-	-	
LIN mode	-	-	-	-	-	
Dual clock domain and wakeup from Stop mode	-	-	-	-	-	
Receiver timeout interrupt	Х	-	Х	-	-	
Modbus communication	-	-	-	-	-	
Auto baud rate detection (supported modes)	4	-	4	-	-	
Driver Enable	Х	Х	Х	Х	Х	
USART data length		•	7, 8 and 9 bits	•	•	

<sup>1.</sup> X = supported.

# 3.15 Serial peripheral interface (SPI)

Up to two SPIs are able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

SPI1 and SPI2 are identical and implement the set of features shown in the following table.

Table 10. STM32F070xB/6 pin definitions (continued)

Pin	numb	ers			ē		Pin fur	nctions
LQFP64	LQFP48	TSSOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
41	29	-	PA8	I/O	FT	-	USART1_CK, TIM1_CH1, EVENTOUT, MCO	-
42	30	17	PA9	I/O	FT	(4)	USART1_TX, TIM1_CH2, TIM15_BKIN, I2C1_SCL <sup>(3)</sup>	-
43	31	18	PA10	I/O	FT	-	USART1_RX, TIM1_CH3, TIM17_BKIN, I2C1_SDA <sup>(3)</sup>	-
44	32	17 <sup>(5)</sup>	PA11	I/O	FT	-	USART1_CTS, TIM1_CH4, EVENTOUT	USB_DM
45	33	18 <sup>(5)</sup>	PA12	I/O	FT	-	USART1_RTS, TIM1_ETR, EVENTOUT	USB_DP
46	34	19	PA13	I/O	FT	(6)	IR_OUT, SWDIO, USB_NOE	-
47	35	-	VSS	S	-	-	Ground	
48	36	-	VDD	S	-	-	Digital pov	ver supply
49	37	20	PA14	I/O	FT	-	USART2_TX, SWCLK	-
50	38	-	PA15	I/O	FT	(4)	SPI1_NSS, USART2_RX, USART4_RTS, EVENTOUT	-
51	-	1	PC10	I/O	FT	(4)	USART3_TX, USART4_TX	-
52	-	-	PC11	I/O	FT	(4)	USART3_RX, USART4_RX	-
53	-	-	PC12	I/O	FT	(4)	USART3_CK, USART4_CK	-
54	-	-	PD2	I/O	FT	(4)	TIM3_ETR, USART3_RTS	-
55	39	-	PB3	I/O	FT	-	SPI1_SCK, EVENTOUT	-
56	40	-	PB4	I/O	FT	-	SPI1_MISO,TIM17_BKIN, TIM3_CH1, EVENTOUT	-
57	41	-	PB5	I/O	FT	(4)	SPI1_MOSI, I2C1_SMBA, TIM16_BKIN, TIM3_CH2	WKUP6
58	42	-	PB6	I/O	FTf	-	I2C1_SCL, USART1_TX, TIM16_CH1N	-

STM32F070CB/RB/C6/F6 Memory mapping

Table 16. STM32F070CB/RB/C6/F6 peripheral register boundary addresses (continued)

Bus	Boundary address	Size	Peripheral
	0x4000 7400 - 0x4000 7FFF	3 KB	Reserved
	0x4000 7000 - 0x4000 73FF	1 KB	PWR
	0x4000 6C00 - 0x4000 6FFF	1 KB	Reserved
	0x4000 6400 - 0x4000 67FF	2 KB	Reserved
	0x4000 6000 - 0x4000 63FF	1 KB	USB RAM
	0x4000 5800 - 0x4000 5BFF	1 KB	I2C2 <sup>(1)</sup>
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
	0x4000 5000 - 0x4000 53FF	3 KB	Reserved
	0x4000 4C00 - 0x4000 4FFF	1 KB	USART4 <sup>(1)</sup>
	0x4000 4800 - 0x4000 4BFF	1 KB	USART3 <sup>(1)</sup>
	0x4000 4400 - 0x4000 47FF	1 KB	USART2
	0x4000 3C00 - 0x4000 43FF	2 KB	Reserved
APB	0x4000 3800 - 0x4000 3BFF	1 KB	SPI2 <sup>(1)</sup>
	0x4000 3400 - 0x4000 37FF	1 KB	Reserved
	0x4000 3000 - 0x4000 33FF	1 KB	IWDG
	0x4000 2C00 - 0x4000 2FFF	1 KB	WWDG
	0x4000 2800 - 0x4000 2BFF	1 KB	RTC
	0x4000 2400 - 0x4000 27FF	1 KB	Reserved
	0x4000 2000 - 0x4000 23FF	1 KB	TIM14
	0x4000 1800 - 0x4000 1FFF	2 KB	Reserved
	0x4000 1400 - 0x4000 17FF	1 KB	TIM7
	0x4000 1000 - 0x4000 13FF	1 KB	TIM6
	0x4000 0800 - 0x4000 0FFF	2 KB	Reserved
	0x4000 0400 - 0x4000 07FF	1 KB	TIM3
	0x4000 0000 - 0x4000 03FF	1 KB	Reserved

<sup>1.</sup> Available on STM32F070CB/RB devices only.

Unit **Symbol** Ratings Max. Total current into sum of all VDD power lines (source)<sup>(1)</sup> 120  $\Sigma I_{VDD}$ Total current out of sum of all VSS ground lines (sink)(1) -120 $\Sigma I_{VSS}$ Maximum current into each VDD power pin (source)(1) 100  $I_{VDD(PIN)}$ Maximum current out of each VSS ground pin (sink)(1) -100 I<sub>VSS(PIN)</sub> Output current sunk by any I/O and control pin 25 I<sub>IO(PIN)</sub> Output current source by any I/O and control pin -25 mΑ Total output current sunk by sum of all I/Os and control pins(2) 80  $\Sigma I_{IO(PIN)}$ Total output current sourced by sum of all I/Os and control pins<sup>(2)</sup> -80 -5/+0<sup>(4)</sup> Injected current on FT and FTf pins I<sub>INJ(PIN)</sub><sup>(3)</sup> Injected current on TC and RST pin ± 5 Injected current on TTa pins<sup>(5)</sup> ± 5 Total injected current (sum of all I/O and control pins)<sup>(6)</sup>  $\Sigma I_{INJ(PIN)}$ ± 25

**Table 18. Current characteristics** 

- All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the
  permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- A positive injection is induced by V<sub>IN</sub> > V<sub>DDIOX</sub> while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 17: Voltage characteristics* for the maximum allowed input voltage values.
- 4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum
- On these I/Os, a positive injection is induced by V<sub>IN</sub> > V<sub>DDA</sub>. Negative injection disturbs the analog performance of the device. See note <sup>(2)</sup> below *Table 51: ADC accuracy*.
- When several inputs are submitted to a current injection, the maximum ΣI<sub>INJ(PIN)</sub> is the absolute sum of the positive and negative injected currents (instantaneous values).

**Table 19. Thermal characteristics** 

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	150	°C

# 6.3 Operating conditions

# 6.3.1 General operating conditions

Table 20. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK</sub>	Internal AHB clock frequency	-	0	48	MHz
f <sub>PCLK</sub>	Internal APB clock frequency	-	0	48	IVII IZ
V <sub>DD</sub>	Standard operating voltage	-	2.4	3.6	V



Symbol	Parameter	Conditions <sup>(1)</sup>	Min <sup>(2)</sup>	Тур	Max <sup>(2)</sup>	Unit
		During startup <sup>(3)</sup>	-	-	8.5	
I <sub>DD</sub>	HSE current consumption	$V_{DD}$ = 3.3 V, Rm = 45 $\Omega$ CL = 10 pF@8 MHz	-	0.5	-	mA
		$V_{DD}$ = 3.3 V, Rm = 30 $\Omega$ CL = 20 pF@32 MHz	-	1.5	- 8.5 .5 - r	
9 <sub>m</sub>	Oscillator transconductance	Startup	10	-	-	mA/V
t <sub>SU(HSE)</sub> <sup>(4)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	2	-	ms

Table 32. HSE oscillator characteristics

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Guaranteed by design, not tested in production.
- 3. This consumption level occurs during the first 2/3 of the  $t_{SU(HSE)}$  startup time
- 4. t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (Typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 13*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{l,1}$  and  $C_{l,2}$ .

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 13. Typical application with an 8 MHz crystal

1.  $R_{\text{EXT}}$  value depends on the crystal characteristics.

### Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results

5

48/83 DocID027114 Rev 3

obtained with typical external components specified in *Table 33*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

	Table 55. Lot Oscillator Characteristics (ILSE - 52.755 KHz)									
Symbol	Parameter	Conditions <sup>(1)</sup>	Min <sup>(2)</sup>	Тур	Max <sup>(2)</sup>	Unit				
I <sub>DD</sub> LSE current consumption		low drive capability	-	0.5	0.9					
	LSE current	medium-low drive capability	-	-	1					
	consumption	medium-high drive capability	-	-	1.3	μA				
		high drive capability	-	-	1.6					
	G <sub>m</sub> Oscillator transconductance	low drive capability	5	-	-					
		medium-low drive capability	8	-	-	μΑ/V				
9 <sub>m</sub>		medium-high drive capability	15	-	-	μΑ/ν				
		high drive capability	25	-	-					
t <sub>SU(LSE)</sub> <sup>(3)</sup>	Startup time	V <sub>DDIOx</sub> is stabilized	-	2	-	S				

Table 33. LSE oscillator characteristics ( $f_{LSE} = 32.768 \text{ kHz}$ )

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 14. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

<sup>2.</sup> Guaranteed by design, not tested in production.

t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

μΑ

Table 30. LSI OSCIIIATOI CHAIACTERISTICS							
Parameter	Min	Тур	Max	Unit			
LSI oscillator startup time	-	-	85	μs			

0.75

Table 36. LSI oscillator characteristics<sup>(1)</sup>

LSI oscillator power consumption

#### 6.3.9 PLL characteristics

Symbol  $t_{su(LSI)}^{(2)}$ 

I<sub>DDA(LSI)</sub>(2)

The parameters given in *Table 37* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

Cumbal	Dovometer		Value				
Symbol	Parameter	Min	Тур	Max	Unit		
£	PLL input clock <sup>(1)</sup>	1 <sup>(2)</sup>	8.0	24 <sup>(2)</sup>	MHz		
f <sub>PLL_IN</sub>	PLL input clock duty cycle	40 <sup>(2)</sup>	-	60 <sup>(2)</sup>	%		
f <sub>PLL_OUT</sub> PLL multiplier output clock		16 <sup>(2)</sup>	-	48	MHz		
t <sub>LOCK</sub> PLL lock time		-	-	200 <sup>(2)</sup>	μs		
Jitter <sub>PLL</sub>	ter <sub>PLL</sub> Cycle-to-cycle jitter		-	300 <sup>(2)</sup>	ps		

Table 37. PLL characteristics

## 6.3.10 Memory characteristics

#### Flash memory

The characteristics are given at  $T_A$  = -40 to 85 °C unless otherwise specified.

Table 38. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
t <sub>prog</sub> 16-bit programming time		$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	-	53.5	-	μs
t <sub>ERASE</sub>	Page erase time (2)	T <sub>A</sub> = -40 to +85 °C	-	30	-	ms
t <sub>ME</sub> Mass erase time		T <sub>A</sub> = -40 to +85 °C	-	30	-	ms
I <sub>DD</sub> Supply current	Supply current	Write mode	-	-	10	mA
	Supply current	Erase mode	-	-	12	mA
V <sub>prog</sub>	Programming voltage	-	2.4	-	3.6	V

<sup>1.</sup> Guaranteed by design, not tested in production.



<sup>1.</sup>  $V_{DDA}$  = 3.3 V,  $T_A$  = -40 to 85 °C unless otherwise specified.

<sup>2.</sup> Guaranteed by design, not tested in production.

<sup>1.</sup> Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the range defined by  $f_{PLL\ OUT}$ .

<sup>2.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> Page size is 1KB for STM32F070x6 devices and 2KB for STM32F070xB devices.

**Functional** susceptibility **Symbol** Description Unit **Positive** Negative injection injection Injected current on BOOT0 and PF1 pins -0 NA Injected current on PA9, PB3, PB13, PF11 pins with induced -5 NA leakage current on adjacent pins less than 50 µA Injected current on PA11 and PA12 pins with induced -5 NA leakage current on adjacent pins less than -1 mA mΑ  $I_{INJ}$ Injected current on all other FT and FTf pins -5 NA Injected current on PB0 and PB1 pins -5 NA Injected current on PC0 pin -0 +5 Injected current on all other TTa, TC and RST pins -5 +5

Table 44. I/O current injection susceptibility

## 6.3.14 I/O port characteristics

#### General input/output characteristics

Unless otherwise specified, the parameters given in *Table 45* are derived from tests performed under the conditions summarized in *Table 20: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant (except BOOT0).

Symbol **Conditions** Min Unit **Parameter** Тур Max TC and TTa I/O  $0.3 V_{DDIOx} + 0.07^{(1)}$ 0.475 V<sub>DDIOx</sub>-0.2<sup>(1)</sup> FT and FTf I/O Low level input  $V_{\mathsf{IL}}$ ٧ 0.3 V<sub>DDIOx</sub>-0.3<sup>(1)</sup> воото voltage All I/Os except 0.3 V<sub>DDIOx</sub> BOOT0 pin TC and TTa I/O 0.445 V<sub>DDIOx</sub>+0.398<sup>(1)</sup> FT and FTf I/O  $0.5 \, V_{DDIOx} + 0.2^{(1)}$ \_ High level input  $V_{\text{IH}}$ ٧ 0.2 V<sub>DDIOx</sub>+0.95<sup>(1)</sup> BOOT0 voltage All I/Os except 0.7 V<sub>DDIOx</sub> BOOT0 pin TC and TTa I/O  $200^{(1)}$ Schmitt trigger  $\mathrm{V}_{\mathrm{hys}}$  $100^{(1)}$ FT and FTf I/O mV hysteresis  $300^{(1)}$ BOOT0

Table 45. I/O static characteristics

Table 47. I/O AC characteristics<sup>(1)(2)</sup>

OSPEEDRy [1:0] value <sup>(1)</sup>	Symbol	Parameter	Conditions		Max	Unit	
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>			2	MHz	
x0	t <sub>f(IO)out</sub>	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.4 \text{ V}$	-	125	ns	
	t <sub>r(IO)out</sub>	Output rise time			125	115	
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	10	MHz	
01	t <sub>f(IO)out</sub>	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.4 \text{ V}$		25	ne	
	t <sub>r(IO)out</sub>	Output rise time		-	25	ns	
			C <sub>L</sub> = 30 pF, V <sub>DDIOx</sub> ≥ 2.7 V	-	50		
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	$C_L$ = 50 pF, $V_{DDIOX} \ge 2.7 \text{ V}$	- 30 MHz			
			C <sub>L</sub> = 50 pF, 2.4 V ≤V <sub>DDIOx</sub> < 2.7 V	-	20		
	t <sub>f(IO)out</sub>	Output fall time	C <sub>L</sub> = 30 pF, V <sub>DDIOx</sub> ≥ 2.7 V	-	5		
11			C <sub>L</sub> = 50 pF, V <sub>DDIOx</sub> ≥ 2.7 V	-	8		
			C <sub>L</sub> = 50 pF, 2.4 V ≤V <sub>DDIOx</sub> < 2.7 V	-	12	- ns	
			C <sub>L</sub> = 30 pF, V <sub>DDIOx</sub> ≥ 2.7 V	-	5		
	t <sub>r(IO)out</sub>	Output rise time	C <sub>L</sub> = 50 pF, V <sub>DDIOx</sub> ≥ 2.7 V	-	8		
			C <sub>L</sub> = 50 pF, 2.4 V ≤V <sub>DDIOx</sub> < 2.7 V	-	12		
Fm+	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	2	MHz	
configuration (4)	t <sub>f(IO)out</sub>	Output fall time	C <sub>L</sub> = 50 pF, V <sub>DDIOx</sub> ≥ 2.4 V	-	12	no	
(4)	t <sub>r(IO)out</sub>	Output rise time			34	ns	
-	t <sub>EXTIPW</sub>	Pulse width of external signals detected by the EXTI controller	-	10	-	ns	

The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32F0xxxx RM0360 reference manual for a description of GPIO Port configuration register.

<sup>2.</sup> Guaranteed by design, not tested in production.

<sup>3.</sup> The maximum frequency is defined in *Figure 17*.

When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the STM32F0xxxx reference manual RM0360 for a detailed description of Fm+ I/O configuration.

 $R_{AIN}$  max  $(k\Omega)^{(1)}$ T<sub>s</sub> (cycles) t<sub>S</sub> (µs) 1.5 0.11 0.4 7.5 0.54 5.9 13.5 0.96 11.4 28.5 2.04 25.2 41.5 2.96 37.2 55.5 3.96 50 71.5 5.11 NA 17.1 NA 239.5

Table 50.  $R_{AIN}$  max for  $f_{ADC}$  = 14 MHz

Table 51. ADC accuracy<sup>(1)(2)(3)</sup>

Symbol	Parameter	Test conditions	Тур	Max <sup>(4)</sup>	Unit
ET	Total unadjusted error	f <sub>PCLK</sub> = 48 MHz,	±3.3	±4	
EO	Offset error		±1.9	±2.8	
EG	Gain error	$f_{ADC}$ = 14 MHz, R <sub>AIN</sub> < 10 kΩ V <sub>DDA</sub> = 2.7 V to 3.6 V	±2.8	±3	LSB
ED	Differential linearity error	$T_A = -40 \text{ to } 85 \text{ °C}$	±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	

<sup>1.</sup> ADC DC accuracy values are measured after internal calibration.

<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in Section 6.3.14 does not affect the ADC accuracy.

<sup>3.</sup> Better performance may be achieved in restricted V<sub>DDA</sub>, frequency and temperature ranges.

<sup>4.</sup> Data based on characterization results, not tested in production.

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.1	409.6	
/8	1	0.2	819.2	
/16	2	0.4	1638.4	
/32	3	0.8	3276.8	ms
/64	4	1.6	6553.6	
/128	5	3.2	13107.2	
/256	6 or 7	6.4	26214.4	

Table 54. IWDG min/max timeout period at 40 kHz (LSI)<sup>(1)</sup>

These timings are given for a 40 kHz clock but the microcontroller internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Tuble 50. WVD5 min/max timesat value at 40 minz (1 5ER)							
Prescaler	WDGTB	Min timeout value	Max timeout value	Unit			
1	0	0.0853	5.4613				
2	1	0.1706	10.9226	ms			
4	2	0.3413	21.8453	1115			
8	3	0.6826	43.6906				

Table 55, WWDG min/max timeout value at 48 MHz (PCLK)

## 6.3.19 Communication interfaces

## I<sup>2</sup>C interface characteristics

The I2C interface meets the timings requirements of the I<sup>2</sup>C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to Reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and  $V_{\rm DDIOX}$  is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

66/83 DocID027114 Rev 3





Figure 21. SPI timing diagram - slave mode and CPHA = 0






1. Measurement points are done at CMOS levels: 0.3  $\rm V_{DD}$  and 0.7  $\rm V_{DD}$ 

577

Table 33. Eq. F 64 mechanical data (Continued)						
Corrects at	Symbol	millimeters		inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-
E3	-	7.500	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
K	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
CCC	-	-	0.080	-	-	0.0031

Table 59. LQFP64 mechanical data (continued)

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.



1. Dimensions are expressed in millimeters.

Table 64. Document revision history (continued)

Date	Revision	Changes
07-Feb-2016	3	<ul> <li>Figure 15 and Figure 16 improved</li> <li>Section 7: Package information name and structure change</li> <li>Section 8: Ordering information renamed from Part numbering; removed undue code sizes</li> </ul>

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

