



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	29
Program Memory Size	16KB (16K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	1.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 21x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051t610-gqr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

22.3.2. Arbitration	. 134
22.3.3. Clock Low Extension	. 134
22.3.4. SCL Low Timeout	. 134
22.3.5. SCL High (SMBus Free) Timeout	. 135
22.4. Using the SMBus	. 135
22.4.1. SMBus Configuration Register	. 135
22.4.2. SMB0CN Control Register	. 139
22.4.3. Data Register	. 142
22.5. SMBus Transfer Modes	. 143
22.5.1. Write Sequence (Master)	. 143
22.5.2. Read Sequence (Master)	. 144
22.5.3. Write Sequence (Slave)	. 145
22.5.4. Read Sequence (Slave)	. 146
22.6. SMBus Status Decoding	. 146
23. UART0	. 149
23.1. Enhanced Baud Rate Generation	. 150
23.2. Operational Modes	. 151
23.2.1. 8-Bit UART	. 151
23.2.2. 9-Bit UART	. 152
23.3. Multiprocessor Communications	. 153
24. Enhanced Serial Peripheral Interface (SPI0)	. 157
24.1. Signal Descriptions	. 158
24.1.1. Master Out, Slave In (MOSI)	. 158
24.1.2. Master In, Slave Out (MISO)	. 158
24.1.3. Serial Clock (SCK)	. 158
24.1.4. Slave Select (NSS)	. 158
24.2. SPI0 Master Mode Operation	. 159
24.3. SPIU Slave Mode Operation	. 160
24.4. SPI0 Interrupt Sources	. 161
24.5. Senai Clock Phase and Polarity	101
24.0. SPT Special Function Registers	103
25.1 Timer 0 and Timer 1	170
25.1. Timer 0 and Timer 1	172
25.1.1. Mode 0. 15-bit Counter/Timer	172
25.1.2. Mode 1. 10-bit Counter/Timer with Auto-Reload	17/
25.1.3. Mode 2: 0-bit Counter/Timers (Timer 0 Only)	175
25.2 Timer 2	180
25.2.1 16-bit Timer with Auto-Reload	180
25.2.2. A bit Timers with Auto-Reload	181
25.3 Timer 3	185
25.3.1. 16-bit Timer with Auto-Reload	. 185
25.3.2. 8-bit Timers with Auto-Reload	. 186
26. Programmable Counter Array	. 190
26.1. PCA Counter/Timer	. 191



26.2. PCA0 Interrupt Sources	192
26.3. Capture/Compare Modules	193
26.3.1. Edge-triggered Capture Mode	194
26.3.2. Software Timer (Compare) Mode	195
26.3.3. High-Speed Output Mode	196
26.3.4. Frequency Output Mode	197
26.3.5. 8-bit Pulse Width Modulator Mode	198
26.3.6. 16-Bit Pulse Width Modulator Mode	199
26.4. Watchdog Timer Mode	200
26.4.1. Watchdog Timer Operation	200
26.4.2. Watchdog Timer Usage	201
26.5. Register Descriptions for PCA0	203
27. C2 Interface	208
27.1. C2 Interface Registers	208
27.2. C2 Pin Sharing	215
Document Change List	216
Contact Information	218





# 4. LQFP-32 Package Specifications

Figure 4.1. LQFP-32 Package Drawing

Dimension	Min	Тур	Max		Dimension	Min	Тур	Max	
A	_		1.60		E		9.00 BSC.		
A1	0.05	—	0.15		E1		7.00 BSC.		
A2	1.35	1.40	1.45		L	0.45	0.60	0.75	
b	0.30	0.37	0.45		aaa		0.20		
С	0.09	—	0.20		bbb		0.20		
D	9.00 BSC.				ccc		0.10		
D1	7.00 BSC.				ddd		0.20		
е		0.80 BSC.			θ	0°	3.5°	7°	

## Table 4.1. LQFP-32 Package Dimensions

#### Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

- 3. This drawing conforms to JEDEC outline MS-026, variation BBA.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



#### 8.3.2. Tracking Modes

The AD0TM bit in register ADC0CN enables "delayed conversions", and will delay the actual conversion start by three SAR clock cycles, during which time the ADC will continue to track the input. If AD0TM is left at logic 0, a conversion will begin immediately, without the extra tracking time. For internal start-of-conversion sources, the ADC will track anytime it is not performing a conversion. When the CNVSTR signal is used to initiate conversions, ADC0 will track either when AD0TM is logic 1, or when AD0TM is logic 0 and CNVSTR is held low. See Figure 8.2 for track and convert timing details. Delayed conversion mode is useful when AMUX settings are frequently changed, due to the settling time requirements described in Section "8.3.3. Settling Time Requirements" on page 42.



A. ADC Timing for External Trigger Source

Figure 8.2. 10-Bit ADC Track and Conversion Example Timing



# SFR Definition 9.1. TOFFH: Temperature Offset Measurement High Byte

Bit	7	6	5	4	3	2	1	0		
Nam	е	TOFF[9:2]								
Туре	9	R/W								
Rese	teset Varies Varies Varies Varies Varies Varies Varies Varies							Varies		
SFR A	Address = 0x8	36								
Bit	Name				Function					
7:0	TOFF[9:2]	Temperatur	e Sensor O	ffset High C	rder Bits.					
		The tempera suring the te regulator. Th measurement conditions.	ature sensor mperature s ne temperatu nt is equivale	offset regist ensor at 0 °( ure sensor of ent to one LS	ers represen C, with the vo fset informat SB of the AD	t the output oltage refere ion is left-jus C output und	of the ADC wards of the	when mea- le internal SB of this surement		

## SFR Definition 9.2. TOFFL: Temperature Offset Measurement Low Byte

Bit	7	6	5	4	3	2	1	0
Name	TOFF[1:0]							
Туре	R/W		R	R	R	R	R	R
Reset	Varies	Varies	0	0	0	0	0	0

SFR Address = 0x85

Bit	Name	Function
7:6	TOFF[1:0]	Temperature Sensor Offset Low Order Bits.
		The temperature sensor offset registers represent the output of the ADC when mea- suring the temperature sensor at 0 °C, with the voltage reference set to the internal regulator. The temperature sensor offset information is left-justified. One LSB of this measurement is equivalent to one LSB of the ADC output under the measurement conditions.
5:0	Unused	Unused. Read = 000000b; Write = Don't Care.



## SFR Definition 12.4. CPT1MD: Comparator1 Mode Selection

Bit	7	6	5	4	3	2	1	0
Name			CP1RIE	CP1FIE			CP1MD[1:0]	
Туре	R	R	R/W	R/W	R	R	R/W	
Reset	0	0	0	0	0	0	1	0

SFR Address = 0x9C

Bit	Name	Function
7:6	Unused	Unused. Read = 00b, Write = Don't Care.
5	CP1RIE	Comparator1 Rising-Edge Interrupt Enable. 0: Comparator1 Rising-edge interrupt disabled. 1: Comparator1 Rising-edge interrupt enabled.
4	CP1FIE	<b>Comparator1 Falling-Edge Interrupt Enable.</b> 0: Comparator1 Falling-edge interrupt disabled. 1: Comparator1 Falling-edge interrupt enabled.
3:2	Unused	Unused. Read = 00b, Write = don't care.
1:0	CP1MD[1:0]	Comparator1 Mode Select. These bits affect the response time and power consumption for Comparator1. 00: Mode 0 (Fastest Response Time, Highest Power Consumption) 01: Mode 1 10: Mode 2 11: Mode 3 (Slowest Response Time, Lowest Power Consumption)



## 14.1. Program Memory

The CIP-51 core has a 64 kB program memory space. The C8051T610/1/6/7 implements 15872 bytes of this program memory space as in-system, Byte-Programmable EPROM, organized in a contiguous block from addresses 0x0000 to 0x3FFF. Note that 512 bytes (0x3E00 – 0x3FFF) of this memory are reserved for factory use and are not available for user program storage. The C8051T612/3/4/5 implements 8192 bytes of EPROM program memory space. Figure 14.2 shows the program memory maps for C8051T610/1/2/3/4/5/6/7 devices.



Figure 14.2. Program Memory Map

Program memory is read-only from within firmware. Individual program memory bytes can be read using the MOVC instruction. This facilitates the use of EPROM space for constant storage.

### 14.2. Data Memory

The C8051T610/1/2/3/4/5/6/7 device family includes 1280 bytes of RAM data memory. 256 bytes of this memory is mapped into the internal RAM space of the 8051. 1024 bytes of this memory is on-chip "external" memory. The data memory map is shown in Figure 14.1 for reference.

### 14.2.1. Internal RAM

There are 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFRs. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the upper 128 bytes of data memory. Figure 14.1 illustrates the data memory organization of the C8051T610/1/2/3/4/5/6/7.



### 18.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the controller core to enter stop mode as soon as the instruction that sets the bit completes execution. In stop mode the internal oscillator, CPU, and all digital peripherals are stopped; the state of the external oscillator circuit is not affected. Each analog peripheral (including the external oscillator circuit) may be shut down individually prior to entering stop mode. Stop mode can only be terminated by an internal or external reset. On reset, the device performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the missing clock detector will cause an internal reset and thereby terminate the stop mode. The missing clock detector should be disabled if the CPU is to be put to in stop mode for longer than the MCD timeout.

By default, when in stop mode the internal regulator is still active. However, the regulator can be configured to shut down while in stop mode to save power. To shut down the regulator in stop mode, the STOPCF bit in register REGOCN should be set to 1 prior to setting the STOP bit (see SFR Definition 11.1). If the regulator is shut down using the STOPCF bit, only the RST pin or a full power cycle are capable of resetting the device.



# SFR Definition 21.10. P1SKIP: Port 1 Skip

Bit	7	6	5	4	3	2	1	0		
Name		P1SKIP[7:0]								
Туре		R/W								
Reset	0	0	0	0	0	0	0	0		

SFR Address = 0xD5

Bit	Name	Function
7:0	P1SKIP[7:0]	Port 1 Crossbar Skip Enable Bits.
		These bits select Port 1 pins to be skipped by the Crossbar Decoder. Port pins used for analog, special functions or GPIO should be skipped by the Crossbar. 0: Corresponding P1.n pin is not skipped by the Crossbar. 1: Corresponding P1.n pin is skipped by the Crossbar.
Note:	P1.6 and P1.7 are C8051T616/7, P1	e not connected to external pins on the C8051T616/7 devices. When writing code for the SKIP[6:7] should be set to 11b to skip these two pins on the crossbar.

# SFR Definition 21.11. P2: Port 2

Bit	7	6	5	4	3	2	1	0	
Name	P2[7:0]								
Туре	R/W								
Reset	1	1	1	1	1	1	1	1	

SFR Address = 0xA0; Bit-Addressable

Bit	Name	Description	Write	Read						
7:0	P2[7:0]	<b>Port 2 Data.</b> Sets the Port latch logic value or reads the Port pin logic state in Port cells con- figured for digital I/O.	0: Set output latch to logic LOW. 1: Set output latch to logic HIGH.	0: P2.n Port pin is logic LOW. 1: P2.n Port pin is logic HIGH.						
Note:	ote: P2.6 and P2.7 are not connected to external pins on the C8051T616/7 devices.									



When the SMBTOE bit in SMB0CF is set, Timer 3 is used to detect SCL low timeouts. Timer 3 is forced to reload when SCL is high, and allowed to count when SCL is low. With Timer 3 enabled and configured to overflow after 25 ms (and SMBTOE set), the Timer 3 interrupt service routine can be used to reset (disable and re-enable) the SMBus in the event of an SCL low timeout.

#### 22.3.5. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that 50  $\mu$ s, the bus is designated as free. When the SMBFTE bit in SMB0CF is set, the bus will be considered free if SCL and SDA remain high for more than 10 SMBus clock source periods (as defined by the timer configured for the SMBus clock source). If the SMBus is waiting to generate a Master START, the START will be generated following this timeout. A clock source is required for free timeout detection, even in a slave-only implementation.

### 22.4. Using the SMBus

The SMBus can operate in both Master and Slave modes. The interface provides timing and shifting control for serial transfers; higher level protocol is determined by user software. The SMBus interface provides the following application-independent features:

- Byte-wise serial data transfers
- Clock signal generation on SCL (Master Mode only) and SDA data synchronization
- Timeout/bus error recognition, as defined by the SMB0CF configuration register
- START/STOP timing, detection, and generation
- Bus arbitration
- Interrupt generation
- Status information

SMBus interrupts are generated for each data byte or slave address that is transferred. When a transmitter (i.e., sending address/data, receiving an ACK), this interrupt is generated after the ACK cycle so that software may read the received ACK value; when receiving data (i.e., receiving address/data, sending an ACK), this interrupt is generated before the ACK cycle so that software may define the outgoing ACK value. See Section 22.5 for more details on transmission sequences.

Interrupts are also generated to indicate the beginning of a transfer when a master (START generated), or the end of a transfer when a slave (STOP detected). Software should read the SMB0CN (SMBus Control register) to find the cause of the SMBus interrupt. The SMB0CN register is described in Section 22.4.2; Table 22.4 provides a quick SMB0CN decoding reference.

#### 22.4.1. SMBus Configuration Register

The SMBus Configuration register (SMB0CF) is used to enable the SMBus Master and/or Slave modes, select the SMBus clock source, and select the SMBus timing and timeout options. When the ENSMB bit is set, the SMBus is enabled for all master and slave events. Slave events may be disabled by setting the INH bit. With slave events inhibited, the SMBus interface will still monitor the SCL and SDA pins; however, the interface will NACK all received addresses and will not generate any slave interrupts. When the INH bit is set, all slave events will be inhibited following the next START (interrupts will continue for the duration of the current transfer).



#### 22.4.2. SMB0CN Control Register

SMB0CN is used to control the interface and to provide status information (see SFR Definition 22.2). The higher four bits of SMB0CN (MASTER, TXMODE, STA, and STO) form a status vector that can be used to jump to service routines. MASTER indicates whether a device is the master or slave during the current transfer. TXMODE indicates whether the device is transmitting or receiving data for the current byte.

STA and STO indicate that a START and/or STOP has been detected or generated since the last SMBus interrupt. STA and STO are also used to generate START and STOP conditions when operating as a master. Writing a 1 to STA will cause the SMBus interface to enter Master Mode and generate a START when the bus becomes free (STA is not cleared by hardware after the START is generated). Writing a 1 to STO while in Master Mode will cause the interface to generate a STOP and end the current transfer after the next ACK cycle. If STO and STA are both set (while in Master Mode), a STOP followed by a START will be generated.

As a receiver, writing the ACK bit defines the outgoing ACK value; as a transmitter, reading the ACK bit indicates the value received on the last ACK cycle. ACKRQ is set each time a byte is received, indicating that an outgoing ACK value is needed. When ACKRQ is set, software should write the desired outgoing value to the ACK bit before clearing SI. A NACK will be generated if software does not write the ACK bit before clearing SI. SDA will reflect the defined ACK value immediately following a write to the ACK bit; however SCL will remain low until SI is cleared. If a received slave address is not acknowledged, further slave events will be ignored until the next START is detected.

The ARBLOST bit indicates that the interface has lost an arbitration. This may occur anytime the interface is transmitting (master or slave). A lost arbitration while operating as a slave indicates a bus error condition. ARBLOST is cleared by hardware each time SI is cleared.

The SI bit (SMBus Interrupt Flag) is set at the beginning and end of each transfer, after each byte frame, or when an arbitration is lost; see Table 22.3 for more details.

**Important Note About the SI Bit:** The SMBus interface is stalled while SI is set; thus SCL is held low, and the bus is stalled until software clears SI.

Table 22.3 lists all sources for hardware changes to the SMB0CN bits. Refer to Table 22.4 for SMBus status decoding using the SMB0CN register.



# SFR Definition 24.1. SPI0CFG: SPI0 Configuration

Bit	7	6	5	4	3	2	1	0
Name	SPIBSY	MSTEN	СКРНА	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT
Туре	R	R/W	R/W	R/W	R	R	R	R
Reset	0	0	0	0	0	1	1	1

SFR Address = 0xA1

Bit	Name	Function
7	SPIBSY	SPI Busy.
		This bit is set to logic 1 when a SPI transfer is in progress (master or slave mode).
6	MSTEN	Master Mode Enable.
		0: Disable master mode. Operate in slave mode.
		1: Enable master mode. Operate as a master.
5	CKPHA	SPI0 Clock Phase.
		0: Data centered on first edge of SCK period.
4	CKPOL	SPI0 Clock Polarity.
		U: SCK line low in idle state.
2		
3	3LV SEL	This bit is set to logic 1 whenever the NSS pin is low indicating SPI0 is the selected
		slave. It is cleared to logic 0 when NSS is high (slave not selected). This bit does
		not indicate the instantaneous value at the NSS pin, but rather a de-glitched ver-
		sion of the pin input.
2	NSSIN	NSS Instantaneous Pin Input.
		This bit mimics the instantaneous value that is present on the NSS port pin at the
4	CDMT	Chift Desister Emety (velid in clove mode only)
1	SRMI	Shift Register Empty (valid in slave mode only).
		I his bit will be set to logic 1 when all data has been transferred in/out of the shift register, and there is no new information available to read from the transmit buffer
		or write to the receive buffer. It returns to logic 0 when a data byte is transferred to
		the shift register from the transmit buffer or by a transition on SCK. SRMT = 1 when
		In Master Mode.
0	RXBMT	Receive Buffer Empty (valid in slave mode only).
		This bit will be set to logic 1 when the receive buffer has been read and contains no
		not been read, this bit will return to logic 0. RXBMT = 1 when in Master Mode.
Note:	In slave mode, o	data on MOSI is sampled in the center of each data bit. In master mode, data on MISO is
	sampled one SY	SCLK before the end of each data bit, to provide maximum settling time for the slave device.
	See Table 24.1	tor timing parameters.



## SFR Definition 24.3. SPI0CKR: SPI0 Clock Rate

Bit	7	6	5	4	3	2	1	0	
Name SCR[7:0]									
Туре	Type R/W								
Rese	et O	0	0	0	0	0	0	0	
SFR A	Address = 0xA2	2							
Bit	Name				Function	l			
7:0	SCR[7:0]	SPI0 Cloc	SPI0 Clock Rate.						
		These bits determine the frequency of the SCK output when the SPI0 module is configured for master mode operation. The SCK clock frequency is a divided ver-							

sion of the system clock, and is given in the following equation, where SYSCLK is the system clock frequency and SPIOCKR is the 8-bit value held in the SPIOCKR register.

f –	SISCLK
<sup>1</sup> SCK –	$2 \times (\text{SPIOCKR}[7:0] + 1)$

for 0 <= SPI0CKR <= 255

Example: If SYSCLK = 2 MHz and SPI0CKR = 0x04, 2000000

$$f_{SCK} = \frac{2000000}{2 \times (4+1)}$$

$$f_{SCK} = 200 kHz$$

# SFR Definition 24.4. SPI0DAT: SPI0 Data

Bit	7	6	5	4	3	2	1	0	
Name	SPI0DAT[7:0]								
Туре	R/W								
Reset	0	0	0	0	0	0	0	0	

#### SFR Address = 0xA3

Bit	Name	Function
7:0	SPI0DAT[7:0]	SPI0 Transmit and Receive Data.
		The SPI0DAT register is used to transmit and receive SPI0 data. Writing data to SPI0DAT places the data into the transmit buffer and initiates a transfer when in Master Mode. A read of SPI0DAT returns the contents of the receive buffer.



# SFR Definition 25.4. TL0: Timer 0 Low Byte

Bit	7	6	5	4	3	2	1	0			
Nam	е		TL0[7:0]								
Туре	e			R/	W						
Rese	et 0	0	0	0	0	0	0	0			
SFR A	Address = 0x8	A									
Bit	Name	Name Function									
7:0	TL0[7:0]	[L0[7:0] Timer 0 Low Byte.									
		The TL0 register is the low byte of the 16-bit Timer 0.									

## SFR Definition 25.5. TL1: Timer 1 Low Byte

Bit	7	6	5	4	3	2	1	0		
Nam	e	TL1[7:0]								
Туре	9	R/W								
Rese	et 0	0	0	0	0	0	0	0		
SFR A	SFR Address = 0x8B									
Bit	Name	Name Function								

l	Dit	Name	i dilettori
	7:0	TL1[7:0]	Timer 1 Low Byte.
			The TL1 register is the low byte of the 16-bit Timer 1.



# SFR Definition 25.6. TH0: Timer 0 High Byte

Bit	7	6	5	4	3	2	1	0			
Name TH0[7:0]											
Туре	9	R/W									
Rese	et O	0	0	0	0	0	0	0			
SFR A	Address = 0x8	С				•					
Bit	Name	me Function									
7:0	TH0[7:0]	H0[7:0] Timer 0 High Byte.									
		The TH0 register is the high byte of the 16-bit Timer 0.									

## SFR Definition 25.7. TH1: Timer 1 High Byte

Bit	7	6	5	4	3	2	1	0	
Name	TH1[7:0]								
Туре	R/W								
Reset									
SFR Ad	SFR Address = 0x8D								

• • • •								
Bit	Name	Function						
7:0	TH1[7:0]	Timer 1 High Byte.						
		The TH1 register is the high byte of the 16-bit Timer 1.						



## SFR Definition 25.9. TMR2RLL: Timer 2 Reload Register Low Byte

Bit	7	6	5	4	3	2	1	0
Nam	e			TMR2F	RLL[7:0]			
Туре	9			R/	W			
Rese	et 0	0	0	0	0	0	0	0
SFR Address = 0xCA								
Bit	Name	Name Function						

Dit	Name	i difetion
7:0	TMR2RLL[7:0]	Timer 2 Reload Register Low Byte.
		TMR2RLL holds the low byte of the reload value for Timer 2.

## SFR Definition 25.10. TMR2RLH: Timer 2 Reload Register High Byte

Bit	7	6	5	4	3	2	1	0		
Nam	е	TMR2RLH[7:0]								
Туре										
Rese	et <sup>0</sup>	0	0	0	0	0	0	0		
SFR /	SFR Address = 0xCB									
Bit	Name	Function								
7:0	TMR2RLH[7:0]	Timer 2 Reload Register High Byte.								
		TMR2RLH holds the high byte of the reload value for Timer 2.								

## SFR Definition 25.11. TMR2L: Timer 2 Low Byte

Bit	7	6	5	4	3	2	1	0
Name	TMR2L[7:0]							
Туре	R/W							
Reset	0	0	0	0	0	0	0	0

#### SFR Address = 0xCC

Bit	Name	Function
7:0	TMR2L[7:0]	Timer 2 Low Byte.
		In 16-bit mode, the TMR2L register contains the low byte of the 16-bit Timer 2. In 8- bit mode, TMR2L contains the 8-bit low byte timer value.



## 25.3. Timer 3

Timer 3 is a 16-bit timer formed by two 8-bit SFRs: TMR3L (low byte) and TMR3H (high byte). Timer 3 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T3SPLIT bit (TMR3CN.3) defines the Timer 3 operation mode.

Timer 3 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the internal oscillator drives the system clock while Timer 3 (and/or the PCA) is clocked by an external precision oscillator. Note that the external oscillator source divided by 8 is synchronized with the system clock.

#### 25.3.1. 16-bit Timer with Auto-Reload

When T3SPLIT (TMR3CN.3) is zero, Timer 3 operates as a 16-bit timer with auto-reload. Timer 3 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 3 reload registers (TMR3RLH and TMR3RLL) is loaded into the Timer 3 register as shown in Figure 25.6, and the Timer 3 High Byte Overflow Flag (TMR3CN.7) is set. If Timer 3 interrupts are enabled, an interrupt will be generated on each Timer 3 overflow. Additionally, if Timer 3 interrupts are enabled and the TF3LEN bit is set (TMR3CN.5), an interrupt will be generated each time the lower 8 bits (TMR3L) overflow from 0xFF to 0x000.



Figure 25.6. Timer 3 16-Bit Mode Block Diagram



#### 26.3.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA counter/timer value is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1. An interrupt request is generated if the CCFn interrupt for that module is enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.



Figure 26.5. PCA Software Timer Mode Diagram



195

### 26.3.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 26.1.

$$F_{CEXn} = \frac{F_{PCA}}{2 \times PCA0CPHn}$$

Note: A value of 0x00 in the PCA0CPHn register is equal to 256 for this equation.

### Equation 26.1. Square Wave Frequency Output

Where  $F_{PCA}$  is the frequency of the clock selected by the CPS2–0 bits in the PCA mode register, PCA0MD. The lower byte of the capture/compare module is compared to the PCA counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register. Note that the MATn bit should normally be set to 0 in this mode. If the MATn bit is set to 1, the CCFn flag for the channel will be set when the 16-bit PCA0 counter and the 16-bit capture/compare register for the channel are equal.



Figure 26.7. PCA Frequency Output Mode



## 26.4. Watchdog Timer Mode

A programmable watchdog timer (WDT) function is available through the PCA Module 4. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH4) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software.

With the WDTE bit set in the PCA0MD register, Module 4 operates as a watchdog timer (WDT). The Module 4 high byte is compared to the PCA counter high byte; the Module 4 low byte holds the offset to be used when WDT updates are performed. The Watchdog Timer is enabled on reset. Writes to some PCA registers are restricted while the Watchdog Timer is enabled. The WDT will generate a reset shortly after code begins execution. To avoid this reset, the WDT should be explicitly disabled (and optionally re-configured and re-enabled if it is used in the system).

#### 26.4.1. Watchdog Timer Operation

While the WDT is enabled:

- PCA counter is forced on.
- Writes to PCA0L and PCA0H are not allowed.
- PCA clock source bits (CPS2–CPS0) are frozen.
- PCA Idle control bit (CIDL) is frozen.
- Module 4 is forced into software timer mode.
- Writes to the Module 4 mode register (PCA0CPM4) are disabled.

While the WDT is enabled, writes to the CR bit will not change the PCA counter state; the counter will run until the WDT is disabled. The PCA counter run control bit (CR) will read zero if the WDT is enabled but user software has not enabled the PCA counter. If a match occurs between PCA0CPH4 and PCA0H while the WDT is enabled, a reset will be generated. To prevent a WDT reset, the WDT may be updated with a write of any value to PCA0CPH4. Upon a PCA0CPH4 write, PCA0H plus the offset held in PCA0CPL4 is loaded into PCA0CPH4 (See Figure 26.10).



Figure 26.10. PCA Module 4 with Watchdog Timer Enabled

