



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	25
Program Memory Size	8KB (8K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	1.25К х 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 17x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VFQFN Exposed Pad
Supplier Device Package	28-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051t613-gmr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# List of Registers

SFR	Definition 8.1.	ADC0CF: ADC0 Configuration	43
SFR	Definition 8.2.	ADC0H: ADC0 Data Word MSB	44
SFR	Definition 8.3.	ADC0L: ADC0 Data Word LSB	44
SFR	Definition 8.4.	ADC0CN: ADC0 Control	45
SFR	Definition 8.5.	ADC0GTH: ADC0 Greater-Than Data High Byte	46
SFR	Definition 8.6.	ADC0GTL: ADC0 Greater-Than Data Low Byte	46
SFR	Definition 8.7.	ADC0LTH: ADC0 Less-Than Data High Byte	47
SFR	Definition 8.8.	ADC0LTL: ADC0 Less-Than Data Low Byte	47
SFR	Definition 8.9.	AMX0P: AMUX0 Positive Channel Select	50
SFR	Definition 9.1.	TOFFH: Temperature Offset Measurement High Byte	53
SFR	Definition 9.2.	TOFFL: Temperature Offset Measurement Low Byte	53
SFR	Definition 10.1	REF0CN: Reference Control	55
SFR	Definition 11.1	REG0CN: Voltage Regulator Control	57
SFR	Definition 12.1	CPT0CN: Comparator0 Control	61
SFR	Definition 12.2	CPT0MD: Comparator0 Mode Selection	62
SFR	Definition 12.3	CPT1CN: Comparator1 Control	63
SFR	Definition 12.4	CPT1MD: Comparator1 Mode Selection	64
SFR	Definition 12.5	CPT0MX: Comparator0 MUX Selection	66
SFR	Definition 12.6	CPT1MX: Comparator1 MUX Selection	67
SFR	Definition 13.1	DPL: Data Pointer Low Byte	74
SFR	Definition 13.2	DPH: Data Pointer High Byte	74
SFR	Definition 13.3	SP: Stack Pointer	75
SFR	Definition 13.4	ACC: Accumulator	75
SFR	Definition 13.5	B: B Register	75
SFR	Definition 13.6	PSW: Program Status Word	76
SFR	Definition 14.1	EMI0CN: External Memory Interface Control	80
SFR	Definition 16.1	IE: Interrupt Enable	88
SFR	Definition 16.2	IP: Interrupt Priority	89
SFR	Definition 16.3	EIE1: Extended Interrupt Enable 1	90
SFR	Definition 16.4	EIP1: Extended Interrupt Priority 1	91
SFR	Definition 16.5	IT01CF: INT0/INT1 Configuration	93
SFR	Definition 18.1	PCON: Power Control	99
SFR	Definition 19.1	VDM0CN: VDD Monitor Control 1	03
SFR	Definition 19.2	RSTSRC: Reset Source 1	05
SFR	Definition 20.1	CLKSEL: Clock Select 1	07
SFR	Definition 20.2	OSCICL: Internal H-F Oscillator Calibration 1	80
SFR	Definition 20.3	OSCICN: Internal H-F Oscillator Control 1	09
SFR	Definition 20.4	OSCXCN: External Oscillator Control 1	111
SFR	Definition 21.1	XBR0: Port I/O Crossbar Register 0 1	22
SFR	Definition 21.2	XBR1: Port I/O Crossbar Register 1 1	23
SFR	Definition 21.3	P0: Port 0 1	24
SFR	Definition 21.4	POMDIN: Port 0 Input Mode 1	25
SFR	Definition 21.5	POMDOUT: Port 0 Output Mode 1	25





Figure 1.3. C8051T616/7 Block Diagram (24-pin QFN)



# SFR Definition 8.1. ADC0CF: ADC0 Configuration

Bit	7	6	5	4	3	2	1	0		
Nam	AD0SC[4:0]						AD08BE	AMP0GN0		
Туре	•		R/W			R/W	R/W	R/W		
Rese	t 1	1	1 1 1 1 0 0 1							
SFR A	ddress = 0xB	С								
Bit	Name				Function					
7:3	AD0SC[4:0]	ADC0 SAR	Conversion	Clock Peri	od Bits.					
		SAR Conver AD0SC refe requirement	rsion clock is rs to the 5-bi s are given i	derived fror it value held n the ADC s	n system clo in bits AD0S pecification t	ock by the fol C4–0. SAR able.	lowing equa Conversion	tion, where clock		
		AD0SC =	$= \frac{\text{SYSCLK}}{\text{CLK}_{\text{SAR}}}$	- 1						
		<b>Note:</b> If the N "0000"	Memory Powe 1" for proper A	r Controller is	enabled (MP	CE = '1'), AD0	SC must be s	et to at least		
2	AD0LJST	ADC0 Left	Justify Sele	ct.						
		0: Data in Al	DC0H:ADC0	L registers a	are right-justi	fied.				
		1: Data in Al	DC0H:ADC0	L registers a	are left-justifi 10-bit mode (					
1	AD08BE	8-Bit Mode	Enable			100000 - 0).				
		0. ADC oper	ates in 10-b	it mode (nori	mal)					
		1: ADC oper	ates in 8-bit	mode.						
		Note: When	Note: When AD08BE is set to 1, the AD0LJST bit is ignored.							
0	AMP0GN0	ADC Gain C	Control Bit.							
		0: Gain = 0.8	5							
		1: Gain = $1$								



## SFR Definition 8.2. ADC0H: ADC0 Data Word MSB

Bit	7	6	5	4	3	2	1	0			
Name	ADC0H[7:0]										
Туре	R/W										
Reset	0	0	0	0	0	0	0	0			

SFR Address = 0xBE

Bit	Name	Function
7:0	ADC0H[7:0]	ADC0 Data Word High-Order Bits.
		For AD0LJST = 0: Bits 7–2 will read 000000b. Bits 1–0 are the upper 2 bits of the 10- bit ADC0 Data Word.
		For AD0LJST = 1: Bits 7–0 are the most-significant bits of the 10-bit ADC0 Data Word.
		<b>Note:</b> In 8-bit mode AD0LJST is ignored, and ADC0H holds the 8-bit data word.

# SFR Definition 8.3. ADC0L: ADC0 Data Word LSB

Bit	7	6	5	4	3	2	1	0				
Name	ADC0L[7:0]											
Туре		R/W										
Reset	0	0	0	0	0	0	0	0				

SFR Address = 0xBD

Bit	Name	Function
7:0	ADC0L[7:0]	ADC0 Data Word Low-Order Bits.
		For AD0LJST = 0: Bits 7–0 are the lower 8 bits of the 10-bit Data Word.
		For AD0LJST = 1: Bits 7–6 are the lower 2 bits of the 10-bit Data Word. Bits 5–0 will
		read 000000b.
		<b>Note:</b> In 8-bit mode AD0LJST is ignored, and ADC0L will read back 0000000b.



# 12. Comparator0 and Comparator1

C8051T610/1/2/3/4/5/6/7 devices include two on-chip programmable voltage comparators: Comparator0 is shown in Figure 12.1, Comparator1 is shown in Figure 12.2. The two comparators operate identically with the following exceptions: (1) Their input selections differ as described in Section "12.1. Comparator Multiplexers" on page 65; (2) Comparator0 can be used as a reset source.

The Comparators offer programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a synchronous "latched" output (CP0 or CP1), or an asynchronous "raw" output (CP0A or CP1A). The asynchronous signals are available even when the system clock is not active. This allows the Comparators to operate and generate an output with the device in STOP mode. When assigned to a Port pin, the Comparator outputs may be configured as open drain or push-pull (see Section "21.4. Port I/O Initialization" on page 121). Comparator0 may also be used as a reset source (see Section "19.5. Comparator0 Reset" on page 104).

The Comparator inputs are selected by the comparator input multiplexers, as detailed in Section "12.1. Comparator Multiplexers" on page 65.



Figure 12.1. Comparator0 Functional Block Diagram



## SFR Definition 13.3. SP: Stack Pointer

Bit	7	6	5	4	3	2	1	0				
Nam	е	SP[7:0]										
Туре	9	R/W										
Rese	et 0	0	0	0	0	1	1	1				
SFR A	Address = 0x8	1										
Bit	Name				Function							

-		
7:0	SP[7:0]	Stack Pointer.
		The Stack Pointer holds the location of the top of the stack. The stack pointer is incre- mented before every PUSH operation. The SP register defaults to 0x07 after reset.

### SFR Definition 13.4. ACC: Accumulator

Bit	7	6	5	4	3	2	1	0		
Name	ACC[7:0]									
Туре	R/W									
Reset	0	0	0	0	0	0	0	0		
	droop - OvE	0. Dit Addroc	aabla							

SFR Address = 0xE0; Bit-Addressable

Bit	Name	Function					
7:0	ACC[7:0]	Accumulator.					
		This register is the accumulator for arithmetic operations.					

### SFR Definition 13.5. B: B Register

Bit	7	6	5	4	3	2	1	0			
Name	B[7:0]										
Туре	R/W										
Reset	0	0	0	0	0	0	0	0			

#### SFR Address = 0xF0; Bit-Addressable

Bit	Name	Function
7:0	B[7:0]	B Register.
		This register serves as a second accumulator for certain arithmetic operations.



# SFR Definition 14.1. EMI0CN: External Memory Interface Control

Bit	7	6	5	4	3	2	1	0
Name							PG	SEL
Туре	R/W							
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xAA

Bit	Name	Function					
7:2	Unused	Unused. Read = 000000b; Write = Don't Care					
1:0	PGSEL[1:0]	∢AM Page Select.					
		The EMI0CN register provides the high byte of the 16-bit external data memory address when using an 8-bit MOVX command, effectively selecting a 256-byte page of RAM. Since the upper (unused) bits of the register are always zero, the PGSEL bits determine which page of XRAM is accessed. For Example: If EMI0CN = 0x01, addresses 0x0100 through 0x01FF will be accessed.					



# Table 15.2. Special Function Registers

SFRs are listed in alphabetica	al order. All undefined SFR locations are reserved

Register	Address	Description		
ACC	0xE0	Accumulator	75	
ADC0CF	0xBC	ADC0 Configuration	43	
ADC0CN	0xE8	ADC0 Control	45	
ADC0GTH	0xC4	ADC0 Greater-Than Compare High	46	
ADC0GTL	0xC3	ADC0 Greater-Than Compare Low	46	
ADC0H	0xBE	ADC0 High	44	
ADC0L	0xBD	ADC0 Low	44	
ADC0LTH	0xC6	ADC0 Less-Than Compare Word High	47	
ADC0LTL	0xC5	ADC0 Less-Than Compare Word Low	47	
AMX0P	0xBB	AMUX0 Positive Channel Select	50	
В	0xF0	B Register	75	
CKCON	0x8E	Clock Control	171	
CLKSEL	0xA9	Clock Select	107	
CPT0CN	0x9B	Comparator0 Control	61	
CPT0MD	0x9D	Comparator0 Mode Selection	62	
CPT0MX	0x9F	Comparator0 MUX Selection	66	
CPT1CN	0x9A	Comparator1 Control	63	
CPT1MD	0x9C	Comparator1 Mode Selection	64	
CPT1MX	0x9E	Comparator1 MUX Selection	67	
DPH	0x83	Data Pointer High	74	
DPL	0x82	Data Pointer Low	74	
EIE1	0xE6	Extended Interrupt Enable 1	90	
EIP1	0xF6	Extended Interrupt Priority 1	91	
EMIOCN	0xAA	External Memory Interface Control	80	
IE	0xA8	Interrupt Enable	88	
IP	0xB8	Interrupt Priority	89	
IT01CF	0xE4	INT0/INT1 Configuration	93	
OSCICL	0xB3	Internal Oscillator Calibration	108	
OSCICN	0xB2	Internal Oscillator Control	109	
OSCXCN	0xB1	External Oscillator Control	111	
P0	0x80	Port 0 Latch	124	
POMDIN	0xF1	Port 0 Input Mode Configuration	125	
P0MDOUT	0xA4	Port 0 Output Mode Configuration	125	



### SFR Definition 16.1. IE: Interrupt Enable

Bit	7	6	5	4	3	2	1	0
Name	EA	ESPI0	ET2	ES0	ET1	EX1	ET0	EX0
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

#### SFR Address = 0xA8; Bit-Addressable

Bit	Name	Function
7	EA	<ul> <li>Enable All Interrupts.</li> <li>Globally enables/disables all interrupts. It overrides individual interrupt mask settings.</li> <li>0: Disable all interrupt sources.</li> <li>1: Enable each interrupt according to its individual mask setting.</li> </ul>
6	ESPI0	<ul> <li>Enable Serial Peripheral Interface (SPI0) Interrupt.</li> <li>This bit sets the masking of the SPI0 interrupts.</li> <li>0: Disable all SPI0 interrupts.</li> <li>1: Enable interrupt requests generated by SPI0.</li> </ul>
5	ET2	<ul> <li>Enable Timer 2 Interrupt.</li> <li>This bit sets the masking of the Timer 2 interrupt.</li> <li>0: Disable Timer 2 interrupt.</li> <li>1: Enable interrupt requests generated by the TF2L or TF2H flags.</li> </ul>
4	ES0	Enable UART0 Interrupt. This bit sets the masking of the UART0 interrupt. 0: Disable UART0 interrupt. 1: Enable UART0 interrupt.
3	ET1	<ul> <li>Enable Timer 1 Interrupt.</li> <li>This bit sets the masking of the Timer 1 interrupt.</li> <li>0: Disable all Timer 1 interrupt.</li> <li>1: Enable interrupt requests generated by the TF1 flag.</li> </ul>
2	EX1	Enable External Interrupt 1. This bit sets the masking of External Interrupt 1. 0: Disable external interrupt 1. 1: Enable interrupt requests generated by the /INT1 input.
1	ET0	<ul> <li>Enable Timer 0 Interrupt.</li> <li>This bit sets the masking of the Timer 0 interrupt.</li> <li>0: Disable all Timer 0 interrupt.</li> <li>1: Enable interrupt requests generated by the TF0 flag.</li> </ul>
0	EX0	<ul> <li>Enable External Interrupt 0.</li> <li>This bit sets the masking of External Interrupt 0.</li> <li>0: Disable external interrupt 0.</li> <li>1: Enable interrupt requests generated by the INTO input.</li> </ul>



# 18. Power Management Modes

The C8051T610/1/2/3/4/5/6/7 devices have two software programmable power management modes: idle, and stop. Idle mode halts the CPU while leaving the peripherals and clocks active. In stop mode, the CPU is halted, all interrupts and timers (except the missing clock detector) are inactive, and the internal oscillator is stopped (analog peripherals remain in their selected states; the external oscillator is not affected). Since clocks are running in idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power because the majority of the device is shut down with no clocks active. SFR Definition 18.1 describes the Power Control Register (PCON) used to control the C8051T610/1/2/3/4/5/6/7's stop and idle power management modes.

Although the C8051T610/1/2/3/4/5/6/7 has idle and stop modes available, more control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers or serial buses, draw little power when they are not in use.

#### 18.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the hardware to halt the CPU and enter idle mode as soon as the instruction that sets the bit completes execution. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during idle mode.

Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If the instruction following the write of the IDLE bit is a single-byte instruction and an interrupt occurs during the execution phase of the instruction that sets the IDLE bit, the CPU may not wake from idle mode when a future interrupt occurs. Therefore, instructions that set the IDLE bit should be followed by an instruction that has two or more opcode bytes, for example:

// in `C': PCON  = 0x01; PCON = PCON;	<pre>// set IDLE bit // followed by a 3-cycle dummy instruction</pre>
; in assembly:	
ORL PCON, #01h	; set IDLE bit
MOV PCON, PCON	; followed by a 3-cycle dummy instruction

If enabled, the watchdog timer (WDT) will eventually cause an internal watchdog reset and thereby terminate the idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section "19.6. PCA Watchdog Timer Reset" on page 104 for more information on the use and configuration of the WDT.



## **19. Reset Sources**

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- CIP-51 halts program execution
- Special Function Registers (SFRs) are initialized to their defined reset values
- External Port pins are forced to a known state
- Interrupts and timers are disabled

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost, even though the data on the stack is not altered.

The Port I/O latches are reset to 0xFF (all logic ones) in open-drain mode. Weak pullups are enabled during and after the reset. For  $V_{DD}$  Monitor and power-on resets, the  $\overrightarrow{RST}$  pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator. The Watchdog Timer is enabled with the system clock divided by 12 as its clock source. Program execution begins at location 0x0000.



Figure 19.1. Reset Sources



### 19.2. Power-Fail Reset/V<sub>DD</sub> Monitor

When a power-down transition or power irregularity causes  $V_{DD}$  to drop below  $V_{RST}$ , the power supply monitor will drive the  $\overline{RST}$  pin low and hold the CIP-51 in a reset state (see Figure 19.2). When  $V_{DD}$  returns to a level above  $V_{RST}$ , the CIP-51 will be released from the reset state. Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if  $V_{DD}$  dropped below the level required for data retention. If the PORSF flag reads 1, the data may no longer be valid. The  $V_{DD}$  monitor is enabled after power-on resets. Its defined state (enabled/disabled) is not altered by any other reset source. For example, if the  $V_{DD}$  monitor is disabled by code and a software reset is performed, the  $V_{DD}$  monitor will still be disabled after the reset.

**Important Note:** If the  $V_{DD}$  monitor is being turned on from a disabled state, it should be enabled before it is selected as a reset source. Selecting the  $V_{DD}$  monitor as a reset source before it is enabled and stabilized may cause a system reset. In some applications, this reset may be undesirable. If this is not desirable in the application, a delay should be introduced between enabling the monitor and selecting it as a reset source. The procedure for enabling the  $V_{DD}$  monitor and configuring it as a reset source from a disabled state is shown below:

- 1. Enable the  $V_{DD}$  monitor (VDMEN bit in VDM0CN = 1).
- 2. If necessary, wait for the V<sub>DD</sub> monitor to stabilize (see Table 7.4 for the V<sub>DD</sub> Monitor turn-on time).
- 3. Select the  $V_{DD}$  monitor as a reset source (PORSF bit in RSTSRC = 1).

See Figure 19.2 for  $V_{DD}$  monitor timing; note that the power-on-reset delay is not incurred after a  $V_{DD}$  monitor reset. See Table 7.4 for complete electrical characteristics of the  $V_{DD}$  monitor.



#### 22.5.4. Read Sequence (Slave)

During a read sequence, an SMBus master reads data from a slave device. The slave in this transfer will be a receiver during the address byte, and a transmitter during all data bytes. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode (to receive the slave address) when a START followed by a slave address and direction bit (READ in this case) is received. Upon entering Slave Receiver Mode, an interrupt is generated and the ACKRQ bit is set. The software must respond to the received slave address with a ACK, or ignore the received slave address with a NACK.

If the received slave address is ignored by software (by NACKing the address), slave interrupts will be inhibited until the next START is detected. If the received slave address is acknowledged, zero or more data bytes are transmitted. If the received slave address is acknowledged, data should be written to SMB0DAT to be transmitted. The interface enters slave transmitter mode, and transmits one or more bytes of data. After each byte is transmitted, the master sends an acknowledge bit; if the acknowledge bit is an ACK, SMB0DAT should be written with the next data byte. If the acknowledge bit is a NACK, SMB0DAT should be written to before SI is cleared (an error condition may be generated if SMB0DAT is written following a received NACK while in slave transmitter mode). The interface exits slave transmitter mode after receiving a STOP. Note that the interface will switch to slave receiver mode if SMB0DAT is not written following a Slave Transmitter interrupt. Figure 22.8 shows a typical slave read sequence. Two transmitted data bytes are shown, though any number of bytes may be transmitted. Notice that all of the "data byte transferred" interrupts occur **after** the ACK cycle in this mode.



### Figure 22.8. Typical Slave Read Sequence

#### 22.6. SMBus Status Decoding

The current SMBus status can be easily decoded using the SMB0CN register. Table 22.4 describes the typical actions taken by firmware on each condition. In the table, STATUS VECTOR refers to the four upper bits of SMB0CN: MASTER, TXMODE, STA, and STO. The shown response options are only the typical responses; application-specific procedures are allowed as long as they conform to the SMBus specification. Highlighted responses are allowed by hardware but do not conform to the SMBus specification.



#### 23.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB80 (SCON0.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: (1) RI0 must be logic 0, and (2) if MCE0 is logic 1, the 9th bit must be logic 1 (when MCE0 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80, and the RI0 flag is set to 1. If the above conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set to 1. A UART0 interrupt will occur if enabled when either TI0 or RI0 is set to 1.



Figure 23.5. 9-Bit UART Timing Diagram



3-wire slave mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. NSS is not used in this mode, and is not mapped to an external port pin through the crossbar. Since there is no way of uniquely addressing the device in 3-wire slave mode, SPI0 must be the only slave device present on the bus. It is important to note that in 3-wire slave mode there is no external means of resetting the bit counter that determines when a full byte has been received. The bit counter can only be reset by disabling and reenabling SPI0 with the SPIEN bit. Figure 24.3 shows a connection diagram between a slave device in 3-wire slave mode and a master device.

### 24.4. SPI0 Interrupt Sources

When SPI0 interrupts are enabled, the following four flags will generate an interrupt when they are set to logic 1:

All of the following bits must be cleared by software.

- The SPI Interrupt Flag, SPIF (SPI0CN.7) is set to logic 1 at the end of each byte transfer. This flag can occur in all SPI0 modes.
- The Write Collision Flag, WCOL (SPI0CN.6) is set to logic 1 if a write to SPI0DAT is attempted when the transmit buffer has not been emptied to the SPI shift register. When this occurs, the write to SPI0DAT will be ignored, and the transmit buffer will not be written. This flag can occur in all SPI0 modes.
- The Mode Fault Flag MODF (SPI0CN.5) is set to logic 1 when SPI0 is configured as a master, and for multi-master mode and the NSS pin is pulled low. When a Mode Fault occurs, the MSTEN and SPIEN bits in SPI0CN are set to logic 0 to disable SPI0 and allow another master device to access the bus.
- The Receive Overrun Flag RXOVRN (SPI0CN.4) is set to logic 1 when configured as a slave, and a transfer is completed and the receive buffer still holds an unread byte from a previous transfer. The new byte is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte which caused the overrun is lost.

#### 24.5. Serial Clock Phase and Polarity

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity. The clock and data line relationships for master mode are shown in Figure 24.5. For slave mode, the clock and data relationships are shown in Figure 24.6 and Figure 24.7. Note that CKPHA should be set to 0 on both the master and slave SPI when communicating between two Silicon Labs C8051 devices.

The SPI0 Clock Rate Register (SPI0CKR) as shown in SFR Definition 24.3 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the slave's SCK, NSS, and the slave's system clock frequency.



# SFR Definition 24.1. SPI0CFG: SPI0 Configuration

Bit	7	6	5	4	3	2	1	0
Name	SPIBSY	MSTEN	СКРНА	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT
Туре	R	R/W	R/W	R/W	R	R	R	R
Reset	0	0	0	0	0	1	1	1

SFR Address = 0xA1

Bit	Name	Function
7	SPIBSY	SPI Busy.
		This bit is set to logic 1 when a SPI transfer is in progress (master or slave mode).
6	MSTEN	Master Mode Enable.
		0: Disable master mode. Operate in slave mode.
		1: Enable master mode. Operate as a master.
5	CKPHA	SPI0 Clock Phase.
		0: Data centered on first edge of SCK period.
4	CKPOL	SPI0 Clock Polarity.
		U: SCK line low in idle state.
2		
3	3LV SEL	This bit is set to logic 1 whenever the NSS pin is low indicating SPI0 is the selected
		slave. It is cleared to logic 0 when NSS is high (slave not selected). This bit does
		not indicate the instantaneous value at the NSS pin, but rather a de-glitched ver-
		sion of the pin input.
2	NSSIN	NSS Instantaneous Pin Input.
		This bit mimics the instantaneous value that is present on the NSS port pin at the
4	CDMT	Chift Desister Emety (velid in clove mode only)
1	SRMI	Shift Register Empty (valid in slave mode only).
		I his bit will be set to logic 1 when all data has been transferred in/out of the shift register, and there is no new information available to read from the transmit buffer
		or write to the receive buffer. It returns to logic 0 when a data byte is transferred to
		the shift register from the transmit buffer or by a transition on SCK. SRMT = 1 when
		In Master Mode.
0	RXBMT	Receive Buffer Empty (valid in slave mode only).
		This bit will be set to logic 1 when the receive buffer has been read and contains no
		not been read, this bit will return to logic 0. RXBMT = 1 when in Master Mode.
Note:	In slave mode, o	data on MOSI is sampled in the center of each data bit. In master mode, data on MISO is
	sampled one SY	SCLK before the end of each data bit, to provide maximum settling time for the slave device.
	See Table 24.1	tor timing parameters.



#### 26.3.3. High-Speed Output Mode

In High-Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1. An interrupt request is generated if the CCFn interrupt for that module is enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode. If ECOMn is cleared, the associated pin will retain its state, and not toggle on the next match event.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.



Figure 26.6. PCA High-Speed Output Mode Diagram



#### 26.3.6. 16-Bit Pulse Width Modulator Mode

A PCA module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCA clocks for the low time of the PWM signal. When the PCA counter matches the module contents, the output on CEXn is asserted high; when the 16-bit counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, match interrupts should be enabled (ECCFn = 1 AND MATn = 1) to help synchronize the capture/compare register writes. If the MATn bit is set to 1, the CCFn flag for the module will be set each time a 16-bit comparator match (rising edge) occurs. The CF flag in PCA0CN can be used to detect the overflow (falling edge). The duty cycle for 16-Bit PWM Mode is given by Equation 26.3.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

$$Duty Cycle = \frac{(65536 - PCA0CPn)}{65536}$$

Equation 26.3. 16-Bit PWM Duty Cycle

Using Equation 26.3, the largest duty cycle is 100% (PCA0CPn = 0), and the smallest duty cycle is 0.0015% (PCA0CPn = 0xFFFF). A 0% duty cycle may be generated by clearing the ECOMn bit to 0.



Figure 26.9. PCA 16-Bit PWM Mode



## SFR Definition 26.2. PCA0MD: PCA Mode

Bit	7	6	5	4	3	2	1	0	
Nam	e CIDL	WDTE	WDLCK		CPS[2:0] EC				
Туре	R/W	R/W	R/W	R	R/W			R/W	
Rese	<b>t</b> 0	1	0	0	0	0	0	0	
SFR A	ddress = 0	xD9			1	1			
Bit	Name				Function				
7	CIDL	PCA Counter Specifies PCA 0: PCA contin 1: PCA operat	CA Counter/Timer Idle Control. pecifies PCA behavior when CPU is in Idle Mode. : PCA continues to function normally while the system controller is in Idle Mode. : PCA operation is suspended while the system controller is in Idle Mode.						
6	WDTE	Watchdog Tiu If this bit is set 0: Watchdog T 1: PCA Modul	atchdog Timer Enable. this bit is set, PCA Module 4 is used as the watchdog timer. Watchdog Timer disabled. PCA Module 4 enabled as Watchdog Timer.						
5	WDLCK	Watchdog Tin This bit locks/r Timer may not 0: Watchdog T 1: Watchdog T	Watchdog Timer Lock. This bit locks/unlocks the Watchdog Timer Enable. When WDLCK is set, the Watchdog Timer may not be disabled until the next system reset. 0: Watchdog Timer Enable unlocked. 1: Watchdog Timer Enable locked.						
4	Unused	Unused. Read	I = 0b, Write	= Don't care	Э.				
3:1	CPS[2:0]	PCA Counter These bits sel 000: System of 001: System of 010: Timer 0 of 011: High-to-lo 100: System of 101: External 11x: Reserved	PCA Counter/Timer Pulse Select. These bits select the timebase source for the PCA counter 000: System clock divided by 12 001: System clock divided by 4 010: Timer 0 overflow 011: High-to-low transitions on ECI (max rate = system clock divided by 4) 100: System clock 101: External clock divided by 8 (synchronized with the system clock) 11x: Reserved						
0 Note:	ECF	PCA Counter/Timer Overflow Interrupt Enable. This bit sets the masking of the PCA Counter/Timer Overflow (CF) interrupt. D: Disable the CF interrupt. 1: Enable a PCA Counter/Timer Overflow interrupt request when CF (PCA0CN.7) is set. DTE bit is set to 1, the other bits in the PCA0MD register cannot be modified. To change the							
1010.	contents of	the PCA0MD rec	gister, the Wat	chdog Timer	must first be o	lisabled.		ango ano	



# C2 Register Definition 27.4. DEVCTL: C2 Device Control

Bit	7	6	5	4	3	2	1	0	
Name	DEVCTL[7:0]								
Туре	R/W								
Reset	0	0	0	0	0	0	0	0	

C2 Address: 0x02

Bit	Name	Function
7:0	DEVCTL[7:0]	Device Control Register.
		This register is used to halt the device for EPROM operations via the C2 interface. Refer to the EPROM chapter for more information.

## C2 Register Definition 27.5. EPCTL: EPROM Programming Control Register

Bit	7	6	5	4	3	2	1	0
Name	EPCTL[7:0]							
Туре	R/W							
Reset	0	0	0	0	0	0	0	0

C2 Address: 0xDF

Bit	Name	Function
7:0	EPCTL[7:0]	EPROM Programming Control Register.
		This register is used to enable EPROM programming via the C2 interface. Refer to the EPROM chapter for more information.

