



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	29
Program Memory Size	8KB (8K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	1.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051t614-gq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 6.2. QFN-24 Recommended PCB Land Pattern

Table 6.2. QFN-24 PCB Land Pattern Dimesic	ons
--	-----

Dimension	Min	Max		
C1	3.90	4.00		
C2	3.90	4.00		
E	0.50 BSC			
X1	0.20	0.30		

Dimension	Min	Max
X2	2.70	2.80
Y1	0.65	0.75
Y2	2.70	2.80

#### Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

Solder Mask Design

**3.** All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60μm minimum, all the way around the pad.

Stencil Design

- **4.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- **7.** A 2x2 array of 1.10mm x 1.10mm openings on a 1.30mm pitch should be used for the center pad.

Card Assembly

- 8. A No-Clean, Type-3 solder paste is recommended.
- **9.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



# Table 7.11. Comparator Electrical Characteristics $V_{DD}$ = 3.0 V, -40 to +85 °C unless otherwise noted.

Parameter	Conditions	Min	Тур	Мах	Units
Response Time:	CP0+ - CP0- = 100 mV	_	240		ns
Mode 0, Vcm <sup>*</sup> = 1.5 V	CP0+ - CP0- = -100 mV	_	240	—	ns
Response Time:	CP0+ - CP0- = 100 mV	—	400	—	ns
Mode 1, Vcm <sup>*</sup> = 1.5 V	CP0+ – CP0– = –100 mV	—	400	—	ns
Response Time:	CP0+ – CP0– = 100 mV	_	650	—	ns
Mode 2, Vcm <sup>*</sup> = 1.5 V	CP0+ - CP0- = -100 mV		1100	—	ns
Response Time:	CP0+ – CP0– = 100 mV	_	2000	—	ns
Mode 3, Vcm <sup>*</sup> = 1.5 V	CP0+ – CP0– = –100 mV	_	5500	—	ns
Common-Mode Rejection Ratio			1	4	mV/V
Positive Hysteresis 1	CP0HYP1-0 = 00		0	1	mV
Positive Hysteresis 2	CP0HYP1-0 = 01	2	5	8	mV
Positive Hysteresis 3	CP0HYP1-0 = 10	6	10	14	mV
Positive Hysteresis 4	CP0HYP1-0 = 11	12	20	28	mV
Negative Hysteresis 1	CP0HYN1-0 = 00		0	1	mV
Negative Hysteresis 2	CP0HYN1-0 = 01	2	5	8	mV
Negative Hysteresis 3	CP0HYN1-0 = 10	6	10	14	mV
Negative Hysteresis 4	CP0HYN1-0 = 11	12	20	28	mV
Inverting or Non-Inverting Input Voltage Range		-0.25	_	V <sub>DD</sub> + 0.25	V
Input Offset Voltage		-7.5	_	7.5	mV
Power Specifications		•			
Power Supply Rejection			0.5	—	mV/V
Powerup Time		_	10	—	μs
Supply Current at DC	Mode 0	_	26	50	μA
	Mode 1		10	20	μA
	Mode 2		3	6	μA
	Mode 3	—	0.5	2	μA
Note: Vcm is the common-mode vo	Itage on CP0+ and CP0–.				



## SFR Definition 8.1. ADC0CF: ADC0 Configuration

Bit	7	6	5	4	3	2	1	0		
Nam	e	1	AD0SC[4:0] AD0LJST AD08BE AMP0GN0							
Туре	•		R/W			R/W	R/W	R/W		
Rese	t 1	1	1	1	1	0	0	1		
SFR A	ddress = 0xB	С								
Bit	Name				Function					
7:3	AD0SC[4:0]	ADC0 SAR	Conversion	Clock Peri	od Bits.					
		SAR Conver AD0SC refe requirement	rsion clock is rs to the 5-bi s are given i	derived fror it value held n the ADC s	n system clo in bits AD0S pecification t	ock by the fol C4–0. SAR able.	lowing equa Conversion	tion, where clock		
		AD0SC =	$AD0SC = \frac{SYSCLK}{CLK_{SAR}} - 1$							
		<b>Note:</b> If the N "0000"	<b>Note:</b> If the Memory Power Controller is enabled (MPCE = '1'), AD0SC must be set to at least "00001" for proper ADC operation.							
2	AD0LJST	ADC0 Left	Justify Sele	ct.						
		0: Data in Al	DC0H:ADC0	L registers a	are right-justi	fied.				
		1: Data in Al	DC0H:ADC0	L registers a	are left-justifi 10-bit mode (					
1	AD08BE	8-Bit Mode	Enable			100000 - 0).				
		0. ADC oper	ates in 10-b	it mode (nori	mal)					
		1: ADC operates in 8-bit mode.								
		<b>Note:</b> When AD08BE is set to 1, the AD0LJST bit is ignored.								
0	AMP0GN0	ADC Gain C	Control Bit.							
		0: Gain = 0.8	5							
		1: Gain = $1$								



## SFR Definition 9.1. TOFFH: Temperature Offset Measurement High Byte

Bit	7	6	5	4	3	2	1	0	
Nam	е	TOFF[9:2]							
Туре	9			R	W				
Rese	<b>set</b> Varies Varies Varies Varies Varies Varies Varies V						Varies		
SFR A	Address = 0x8	36							
Bit	Name				Function				
7:0	TOFF[9:2]	Temperatur	e Sensor O	ffset High C	rder Bits.				
		The temperature sensor offset registers represent the output of the ADC when mea- suring the temperature sensor at 0 °C, with the voltage reference set to the internal regulator. The temperature sensor offset information is left-justified. One LSB of this measurement is equivalent to one LSB of the ADC output under the measurement							

#### SFR Definition 9.2. TOFFL: Temperature Offset Measurement Low Byte

Bit	7	6	5	4	3	2	1	0
Name	TOFF[1:0]							
Туре	R/W		R	R	R	R	R	R
Reset	Varies	Varies	0	0	0	0	0	0

SFR Address = 0x85

Bit	Name	Function
7:6	TOFF[1:0]	Temperature Sensor Offset Low Order Bits.
		The temperature sensor offset registers represent the output of the ADC when mea- suring the temperature sensor at 0 °C, with the voltage reference set to the internal regulator. The temperature sensor offset information is left-justified. One LSB of this measurement is equivalent to one LSB of the ADC output under the measurement conditions.
5:0	Unused	Unused. Read = 000000b; Write = Don't Care.



With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

#### 13.1. Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51<sup>™</sup> instruction set. Standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51<sup>™</sup> counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

#### 13.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 13.1 is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.



#### Notes on Registers, Operands and Addressing Modes:

**Rn** - Register R0–R7 of the currently selected register bank.

@Ri - Data RAM location addressed indirectly through R0 or R1.

**rel** - 8-bit, signed (twos complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

**direct** - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00– 0x7F) or an SFR (0x80–0xFF).

#data - 8-bit constant

#data16 - 16-bit constant

bit - Direct-accessed bit in Data RAM or SFR

**addr11** - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2 kB page of program memory as the first byte of the following instruction.

**addr16** - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 8 kB program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted © Intel Corporation 1980.



## SFR Definition 13.3. SP: Stack Pointer

Bit	7	6	5	4	3	2	1	0
Nam	е	SP[7:0]						
Туре	e	R/W						
Rese	et 0	0	0	0	0	1	1	1
SFR Address = 0x81								
Bit	Name	Ime Function						

-		
7:0	SP[7:0]	Stack Pointer.
		The Stack Pointer holds the location of the top of the stack. The stack pointer is incre- mented before every PUSH operation. The SP register defaults to 0x07 after reset.

### SFR Definition 13.4. ACC: Accumulator

Bit	7	6	5	4	3	2	1	0		
Name	ACC[7:0]									
Туре	R/W									
Reset	0	0	0	0	0	0	0	0		

SFR Address = 0xE0; Bit-Addressable

Bit	Name	Function				
7:0	ACC[7:0]	Accumulator.				
		his register is the accumulator for arithmetic operations.				

#### SFR Definition 13.5. B: B Register

Bit	7	6	5	4	3	2	1	0		
Name	B[7:0]									
Туре	R/W									
Reset	0	0	0	0	0	0	0	0		

#### SFR Address = 0xF0; Bit-Addressable

Bit	Name	Function					
7:0	B[7:0]	B Register.					
		his register serves as a second accumulator for certain arithmetic operations.					



## 18. Power Management Modes

The C8051T610/1/2/3/4/5/6/7 devices have two software programmable power management modes: idle, and stop. Idle mode halts the CPU while leaving the peripherals and clocks active. In stop mode, the CPU is halted, all interrupts and timers (except the missing clock detector) are inactive, and the internal oscillator is stopped (analog peripherals remain in their selected states; the external oscillator is not affected). Since clocks are running in idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power because the majority of the device is shut down with no clocks active. SFR Definition 18.1 describes the Power Control Register (PCON) used to control the C8051T610/1/2/3/4/5/6/7's stop and idle power management modes.

Although the C8051T610/1/2/3/4/5/6/7 has idle and stop modes available, more control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers or serial buses, draw little power when they are not in use.

#### 18.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the hardware to halt the CPU and enter idle mode as soon as the instruction that sets the bit completes execution. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during idle mode.

Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If the instruction following the write of the IDLE bit is a single-byte instruction and an interrupt occurs during the execution phase of the instruction that sets the IDLE bit, the CPU may not wake from idle mode when a future interrupt occurs. Therefore, instructions that set the IDLE bit should be followed by an instruction that has two or more opcode bytes, for example:

// in `C': PCON  = 0x01; PCON = PCON;	<pre>// set IDLE bit // followed by a 3-cycle dummy instruction</pre>
; in assembly:	
ORL PCON, #01h	; set IDLE bit
MOV PCON, PCON	; followed by a 3-cycle dummy instruction

If enabled, the watchdog timer (WDT) will eventually cause an internal watchdog reset and thereby terminate the idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section "19.6. PCA Watchdog Timer Reset" on page 104 for more information on the use and configuration of the WDT.



### 19.5. Comparator0 Reset

Comparator0 can be configured as a reset source by writing a 1 to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled and allowed to settle prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0-), the device is put into the reset state. After a Comparator0 reset, the CORSEF flag (RSTSRC.5) will read 1 signifying Comparator0 as the reset source; otherwise, this bit reads 0. The state of the RST pin is unaffected by this reset.

#### **19.6. PCA Watchdog Timer Reset**

The programmable watchdog timer (WDT) function of the programmable counter array (PCA) can be used to prevent software from running out of control during a system malfunction. The PCA WDT function can be enabled or disabled by software as described in Section "26.4. Watchdog Timer Mode" on page 200; the WDT is enabled and clocked by SYSCLK/12 following any reset. If a system malfunction prevents user software from updating the WDT, a reset is generated and the WDTRSF bit (RSTSRC.5) is set to 1. The state of the RST pin is unaffected by this reset.

### **19.7. EPROM Error Reset**

If an EPROM read or write targets an illegal address, a system reset is generated. This may occur due to any of the following:

- Programming hardware attempts to write or read an EPROM location which is above the user code space address limit.
- An EPROM read from firmware is attempted above user code space. This occurs when a MOVC operation is attempted above the user code space address limit.
- A Program read is attempted above user code space. This occurs when user code attempts to branch to an address above the user code space address limit.

The MEMERR bit (RSTSRC.6) is set following an EPROM error reset. The state of the  $\overline{RST}$  pin is unaffected by this reset.

#### 19.8. Software Reset

Software may force a reset by writing a 1 to the SWRSF bit (RSTSRC.4). The SWRSF bit will read 1 following a software forced reset. The state of the RST pin is unaffected by this reset.



### 20.3. External Oscillator Drive Circuit

The external oscillator circuit may drive an external capacitor or RC network. A CMOS clock may also provide a clock input. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the EXTCLK pin as shown in Figure 20.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see SFR Definition 20.4).

**Important Note on External Oscillator Usage:** Port pins must be configured when using the external oscillator circuit. When the external oscillator drive circuit is enabled in capacitor, RC, or CMOS clock mode, Port pin P0.3 is used as EXTCLK. The Port I/O Crossbar should be configured to skip the Port pin used by the oscillator circuit; see Section "21.3. Priority Crossbar Decoder" on page 117 for Crossbar configuration. Additionally, when using the external oscillator circuit in capacitor or RC mode, the associated Port pin should be configured as an **analog input**. In CMOS clock mode, the associated pin should be configured as a **digital input**. See Section "21.4. Port I/O Initialization" on page 121 for details on Port input mode selection.



### 21.5. Special Function Registers for Accessing and Configuring Port I/O

All Port I/O are accessed through corresponding special function registers (SFRs) that are both byte addressable and bit addressable. When writing to a Port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the Port's input pins are returned regardless of the XBRn settings (i.e., even when the pin is assigned to another signal by the Crossbar, the Port register can always read its corresponding Port I/O pin). The exception to this is the execution of the read-modify-write instructions that target a Port Latch register as the destination. The read-modify-write instructions when operating on a Port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SETB, when the destination is an individual bit in a Port SFR. For these instructions, the value of the latch register (not the pin) is read, modified, and written back to the SFR.

Each Port has a corresponding PnSKIP register which allows its individual Port pins to be assigned to digital functions or skipped by the Crossbar. All Port pins used for analog functions, GPIO, or dedicated digital functions such as the EMIF should have their PnSKIP bit set to 1.

The Port input mode of the I/O pins is defined using the Port Input Mode registers (PnMDIN). Each Port cell can be configured for analog or digital I/O. This selection is required even for the digital resources selected in the XBRn registers, and is not automatic.

The output driver characteristics of the I/O pins are defined using the Port Output Mode registers (PnMD-OUT). Each Port Output driver can be configured as either open drain or push-pull. This selection is required even for the digital resources selected in the XBRn registers, and is not automatic. The only exception to this is the SMBus (SDA, SCL) pins, which are configured as open-drain regardless of the PnMDOUT settings.

#### SFR Definition 21.3. P0: Port 0

Bit	7	6	5	4	3	2	1	0		
Name	P0[7:0]									
Туре	R/W									
Reset	1	1	1	1	1	1	1	1		

#### SFR Address = 0x80; Bit-Addressable

Bit	Name	Description	Write	Read
7:0	P0[7:0]	<b>Port 0 Data.</b> Sets the Port latch logic value or reads the Port pin logic state in Port cells con- figured for digital I/O.	0: Set output latch to logic LOW. 1: Set output latch to logic HIGH.	0: P0.n Port pin is logic LOW. 1: P0.n Port pin is logic HIGH.



All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 22.3 illustrates a typical SMBus transaction.



Figure 22.3. SMBus Transaction

#### 22.3.1. Transmitter Vs. Receiver

On the SMBus communications interface, a device is the "transmitter" when it is sending an address or data byte to another device on the bus. A device is a "receiver" when an address or data byte is being sent to it from another device on the bus. The transmitter controls the SDA line during the address or data byte. After each byte of address or data information is sent by the transmitter, the receiver sends an ACK or NACK bit during the ACK phase of the transfer, during which time the receiver controls the SDA line.

#### 22.3.2. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section "22.3.5. SCL High (SMBus Free) Timeout" on page 135). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and lose the arbitration. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer if addressed. This arbitration scheme is non-destructive: one device always wins, and no data is lost.

#### 22.3.3. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I2C, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

#### 22.3.4. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.



4	Values Read			d			Values to Write			itus iected
эроМ	Status Vector	ACKRQ	ARBLOST	ACK	Current SMbus State	Typical Response Options	STA	STO	ACK	Next Sta Vector Exp
er.	-		0	0	A slave byte was transmitted; NACK received.	No action required (expecting STOP condition).	0	0	Х	0001
smitte	0100	0	0	1	A slave byte was transmitted; ACK received.	Load SMB0DAT with next data byte to transmit.	0	0	Х	0100
e Tran		0	1	Х	A Slave byte was transmitted; error detected.	No action required (expecting Master to end transfer).	0	0	Х	0001
Slav	0101	0	Х	Х	An illegal STOP or bus error was detected while a Slave Transmission was in progress.	Clear STO.	0	0	Х	
						If Write, Acknowledge received address	0	0	1	0000
		1	0	Х	A slave address + R/W was received; ACK requested.	If Read, Load SMB0DAT with data byte; ACK received address	0	0	1	0100
						NACK received address.	0	0	0	—
	0010					If Write, Acknowledge received address	0	0	1	0000
eiver		1	1	х	Lost arbitration as master; slave address + R/W received; ACK requested.	If Read, Load SMB0DAT with data byte; ACK received address	0	0	1	0100
Seco						NACK received address.	0	0	0	—
lave F						Reschedule failed transfer; NACK received address.	1	0	0	1110
S	0001	0	0	х	A STOP was detected while addressed as a Slave Trans- mitter or Slave Receiver.	Clear STO.	0	0	Х	
		1	1	Х	Lost arbitration while attempt- ing a STOP.	No action required (transfer complete/aborted).	0	0	0	_
	0000	1	0	х	A slave byte was received;	Acknowledge received byte; Read SMB0DAT.	0	0	1	0000
					ACK lequested.	NACK received byte.	0	0	0	—
uo	0010	0	1	Y	Lost arbitration while attempt-	Abort failed transfer.	0	0	Х	—
diti	0010	0		~	ing a repeated START.	Reschedule failed transfer.	1	0	Х	1110
Cor	0001	0	1	х	Lost arbitration due to a	Abort failed transfer.	0	0	Х	—
ror	0001	5		~	detected STOP.	Reschedule failed transfer.	1	0	Х	1110
Ē	0000	1	1	x	Lost arbitration while transmit-	Abort failed transfer.	0	0	0	—
Bus	<b>6 0000 1 1 X</b>		^	ting a data byte as master.	Reschedule failed transfer.	1	0	0	1110	

Table 22.4. SMBus Status Decoding



## SFR Definition 23.2. SBUF0: Serial (UART0) Port Data Buffer

Bit	7	6	5	4	3	2	1	0			
Name SBUF0[7:0]											
Type R/W											
Rese	et O	0	0 0 0 0 0		0	0	0				
SFR A	Address = 0x9	99									
Bit	Name				Function						
7:0	SBUF0[7:0]	Serial Data	Serial Data Buffer Bits 7–0 (MSB–LSB).								
		This SFR accesses two registers: a transmit shift register and a receive latch register.									

This SFR accesses two registers; a transmit shift register and a receive latch register. When data is written to SBUF0, it goes to the transmit shift register and is held for serial transmission. Writing a byte to SBUF0 initiates the transmission. A read of SBUF0 returns the contents of the receive latch.



3-wire slave mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. NSS is not used in this mode, and is not mapped to an external port pin through the crossbar. Since there is no way of uniquely addressing the device in 3-wire slave mode, SPI0 must be the only slave device present on the bus. It is important to note that in 3-wire slave mode there is no external means of resetting the bit counter that determines when a full byte has been received. The bit counter can only be reset by disabling and reenabling SPI0 with the SPIEN bit. Figure 24.3 shows a connection diagram between a slave device in 3-wire slave mode and a master device.

### 24.4. SPI0 Interrupt Sources

When SPI0 interrupts are enabled, the following four flags will generate an interrupt when they are set to logic 1:

All of the following bits must be cleared by software.

- The SPI Interrupt Flag, SPIF (SPI0CN.7) is set to logic 1 at the end of each byte transfer. This flag can occur in all SPI0 modes.
- The Write Collision Flag, WCOL (SPI0CN.6) is set to logic 1 if a write to SPI0DAT is attempted when the transmit buffer has not been emptied to the SPI shift register. When this occurs, the write to SPI0DAT will be ignored, and the transmit buffer will not be written. This flag can occur in all SPI0 modes.
- The Mode Fault Flag MODF (SPI0CN.5) is set to logic 1 when SPI0 is configured as a master, and for multi-master mode and the NSS pin is pulled low. When a Mode Fault occurs, the MSTEN and SPIEN bits in SPI0CN are set to logic 0 to disable SPI0 and allow another master device to access the bus.
- The Receive Overrun Flag RXOVRN (SPI0CN.4) is set to logic 1 when configured as a slave, and a transfer is completed and the receive buffer still holds an unread byte from a previous transfer. The new byte is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte which caused the overrun is lost.

#### 24.5. Serial Clock Phase and Polarity

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity. The clock and data line relationships for master mode are shown in Figure 24.5. For slave mode, the clock and data relationships are shown in Figure 24.6 and Figure 24.7. Note that CKPHA should be set to 0 on both the master and slave SPI when communicating between two Silicon Labs C8051 devices.

The SPI0 Clock Rate Register (SPI0CKR) as shown in SFR Definition 24.3 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the slave's SCK, NSS, and the slave's system clock frequency.

![](_page_15_Picture_12.jpeg)

![](_page_16_Figure_1.jpeg)

![](_page_16_Figure_2.jpeg)

![](_page_16_Figure_3.jpeg)

![](_page_16_Figure_4.jpeg)

![](_page_16_Picture_5.jpeg)

![](_page_17_Figure_1.jpeg)

Figure 24.7. Slave Mode Data/Clock Timing (CKPHA = 1)

### 24.6. SPI Special Function Registers

SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following figures.

![](_page_17_Picture_5.jpeg)

## 26. Programmable Counter Array

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and five 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled. The counter/timer is driven by a programmable timebase that can select between six sources: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflows, or an external clock signal on the ECI input pin. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each mode is described in Section "26.3. Capture/Compare Modules" on page 193). The external oscillator clock option is ideal for real-time clock (RTC) functionality, allowing the PCA to be clocked by a precision external oscillator while the internal oscillator drives the system clock. The PCA is configured and controlled through the system controller's Special Function Registers. The PCA block diagram is shown in Figure 26.1

**Important Note:** The PCA Module 4 may be used as a watchdog timer (WDT), and is enabled in this mode following a system reset. Access to certain PCA registers is restricted while WDT mode is enabled. See Section 26.4 for details.

![](_page_18_Figure_4.jpeg)

Figure 26.1. PCA Block Diagram

![](_page_18_Picture_6.jpeg)

#### 26.3.6. 16-Bit Pulse Width Modulator Mode

A PCA module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCA clocks for the low time of the PWM signal. When the PCA counter matches the module contents, the output on CEXn is asserted high; when the 16-bit counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, match interrupts should be enabled (ECCFn = 1 AND MATn = 1) to help synchronize the capture/compare register writes. If the MATn bit is set to 1, the CCFn flag for the module will be set each time a 16-bit comparator match (rising edge) occurs. The CF flag in PCA0CN can be used to detect the overflow (falling edge). The duty cycle for 16-Bit PWM Mode is given by Equation 26.3.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

$$Duty Cycle = \frac{(65536 - PCA0CPn)}{65536}$$

Equation 26.3. 16-Bit PWM Duty Cycle

Using Equation 26.3, the largest duty cycle is 100% (PCA0CPn = 0), and the smallest duty cycle is 0.0015% (PCA0CPn = 0xFFFF). A 0% duty cycle may be generated by clearing the ECOMn bit to 0.

![](_page_19_Figure_7.jpeg)

Figure 26.9. PCA 16-Bit PWM Mode

![](_page_19_Picture_9.jpeg)

## SFR Definition 26.3. PCA0CPMn: PCA Capture/Compare Mode

7	6 5 4 3 2 1 0							
e PWM16	n ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
set 0 0 0 0 0 0 0 0							0	
ddresses: (	: 0xDA (n = 0), 0xDB (n = 1), 0xDC (n = 2), 0xDD (n = 3), 0xDE (n = 4)							
Name	Function							
PWM16n	16-bit Pulse V	Vidth Modu	lation Enab	le.				
	This bit enable	es 16-bit mo	de when Pul	se Width Mo	dulation mo	de is enable	d.	
	1: 16-bit PWM	selected.						
ECOMn	Comparator I	Function En	able.					
	This bit enable	es the compa	arator function	on for PCA n	nodule n whe	en set to 1.		
CAPPn	Capture Posi	tive Functio	on Enable.					
	This bit enables the positive edge capture for PCA module n when set to 1.							
CAPNn	Capture Negative Function Enable.							
	This bit enables the negative edge capture for PCA module n when set to 1.							
MATn	Match Functi	on Enable.						
	This bit enable	es the match	function for	PCA module	e n when set	to 1. When	enabled,	
	bit in PCA0ME	D register to	be set to log	ic 1.	c/compare r			
TOGn	Toggle Funct	ion Enable.						
	This bit enable	es the toggle	function for	PCA module	e n when set	to 1. When	enabled,	
	level on the C	EXn pin to to	bggle. If the	PWMn bit is	also set to lo	register caus	odule oper-	
	ates in Freque	ency Output	Mode.			-		
PWMn	Pulse Width I	Modulation	Mode Enab	le.				
	This bit enable	es the PWM	function for	PCA module	n when set	to 1. When o	enabled, a	
	is cleared; 16-	bit mode is	used if PWN	116n is set to	logic 1. If th	e TOGn bit i	s also set,	
	the module operates in Frequency Output Mode.							
ECCFn	Capture/Com	pare Flag Ir	nterrupt Ena	able.				
	This bit sets th	ne masking o	of the Captu	e/Compare	Flag (CCFn)	interrupt.		
	1: Enable a Ca	apture/Comp	s. bare Flag int	errupt reque	st when CCF	n is set.		
When the V	L VDTE bit is set to	1, the PCA0	CPM4 registe	r cannot be m	odified, and m	nodule 4 acts	as the	
watchdog ti	mer. To change t	ne contents of	the PCA0CP	M4 register or	the function o	of module 4, th	e Watchdog	
	7           e         PWM16           a         R/W           at         0           Addresses: 0         Name           PWM16n         CAPPn           CAPPn         Addresses           CAPPn         Addresses           PWM16n         Addresses           ECOMn         Addresses           ECOMn         Addresses           PWM16n         Addresses           ECOMn         Addresses           PWM16n         Addresses           MATn         Addresses           PWMn         Addresses           ECCFn         Addresses           When the V         Watchdog ti	76ePWM16nECOMneR/WR/WeR/WR/Wet00Addresses: 0xDA (n = 0), 00NameImage: 0xDA (n = 0), 00PWM16nIf-bit Pulse VECOMnComparator FThis bit enableImage: 0xDA (n = 0), 00CAPPnCapture Posit This bit enableCAPPnCapture Negat This bit enableMATnMatch Functit This bit enable matches of the bit in PCA0METOGnToggle Funct This bit enable 	765ePWM16nECOMnCAPPnaR/WR/WR/Wa000Addresses: 0xDA (n = 0), 0xDB (n = 1),NamePWM16n16-bit Pulse Width Modu This bit enables 16-bit mo 0: 8-bit PWM selected. 1: 16-bit PWM selected. 1: 16-bit PWM selected. 1: 16-bit PWM selected.ECOMnComparator Function En This bit enables the compact CAPPnCapture Positive Function This bit enables the positive This bit enables the negative This bit enables the toggle matches of the PCA count level on the CEXn pin to to ates in Frequency OutputPWMnPulse Width Modulation This bit enables the PWM pulse width modulated sig is cleared; 16-bit mode is a the module operates in Fre UE bit is sets the masking of O: Disable CCFn interrupts 1: Enable a Capture/Compare Flag In This bit sets the masking of O: Disable CCFn interrupts 1: Enable a Capture/Compare flag In This bit sets the masking of O: Disable CCFn interrupts 1: Enable a Capture/Compare flag In This bit sets the masking of O: Disable CCFn interrupts 1: Enable a Capture/Compare flag In This bit sets the masking of O: Disable CCFn interrupts 1: Enable a Cap	7654ePWM16nECOMnCAPPnCAPNnaR/WR/WR/WR/WaR/WR/WR/Wa000Addresses: 0xDA (n = 0), 0xDB (n = 1), 0xDC (n = 2NamePWM16n16-bit Pulse Width Modulation EnabThis bit enables 16-bit mode when Pul0: 8-bit PWM selected.1: 16-bit PUMs elected.ECOMnComparator Function Enable.This bit enables the comparator functionCAPPnCapture Positive Function Enable.This bit enables the positive edge captCAPNnCapture Negative Function Enable.This bit enables the negative edge captMATnMatch Function Enable.This bit enables the negative edge captMATnMatch Function Enable.ToGnToggle Function Enable.This bit enables the match function for matches of the PCA counter with a modelit in PCA0MD register to be set to logTOGnToggle Function Enable.This bit enables the toggle function for matches of the PCA counter with a modelit in PCA0MD register to be set to logTOGnToggle Function Enable.This bit enables the toggle function for matches of the PCA counter with a modelit in PCA0MD register to be set to logDECCFnCapture/Compare Flag Interrupt Ena This bit enables the PWM function for pulse width modulated signal is output the module operates in Frequency Output the module operates in Frequency Output to Disable CCFn interrupts. 1: Enable a Capture/Compare Flag Interrupt Ena This bit sets the masking	76543ePWM16nECOMnCAPPnCAPNnMATnaR/WR/WR/WR/WR/WaR/WR/WR/WR/Wa0000a00000Addresses: 0xDA (n = 0), 0xDB (n = 1), 0xDC (n = 2), 0xDD (n =NameFunctionPWM16n16-bit Pulse Width Modulation Enable. This bit enables 16-bit mode when Pulse Width Modulation Enable. This bit enables 16-bit mode when Pulse Width Modulation Enable. This bit enables the comparator function for PCA nCAPPnCapture Positive Function Enable. This bit enables the positive edge capture for PCACAPNnCapture Negative Function Enable. This bit enables the negative edge capture for PCAMATnMatch Function Enable. This bit enables the match function for PCA moduli matches of the PCA counter with a module's capture bit in PCA0MD register to be set to logic 1.TOGnToggle Function Enable. This bit enables the toggle function for PCA moduli matches of the PCA counter with a module's capture level on the CEXn pin to toggle. If the PWMn bit is ates in Frequency Output Mode.PWMnPulse Width Modulation Mode Enable. This bit enables the PWM function for PCA module pulse width modulated signal is output on the CEXn pulse width modulated signal is output on the CEXn pulse width modulated signal is output Mode.PWMnPulse Width Modulation for PCA module pulse width modulated signal is output on the CEXn pulse width modulated signal is output on the CEXn pulse width modulated signal is output on the CEXn pulse width modulate	765432ePWM16nECOMnCAPPnCAPNnMATnTOGnaR/WR/WR/WR/WR/WR/Wa00000b000000Addresses: 0xDA (n = 0), 0xDB (n = 1), 0xDC (n = 2), 0xDD (n = 3), 0xDE (nNameFunctionPWM16n16-bit Pulse Width Modulation Enable. This bit enables 16-bit mode when Pulse Width Modulation models & bit PWM selected. 1: 16-bit PWM selected.ECOMnComparator Function Enable. This bit enables the comparator function for PCA module n whether the end	7         6         5         4         3         2         1           e         PWM16n         ECOMn         CAPPn         CAPNn         MATn         TOGn         PWMn           a         R/W         R/W	

![](_page_20_Picture_3.jpeg)