



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	29
Program Memory Size	8KB (8K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	1.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051t614-gqr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3. Pin Definitions

### Table 3.1. Pin Definitions for the C8051T610/1/2/3/4/5/6/7

Name	Pin T610/2/4	Pin T611/3/5	Pin T616/7	Туре	Description
V <sub>DD</sub>	4	4	4		Power Supply Voltage.
GND	3	3	3		Ground.
RST/	5	5	5	D I/O	Device Reset. Open-drain output of internal POR.
C2CK				D I/O	Clock signal for the C2 Debug Interface.
P3.0/	6	6	6	D I/O or Port 3.0. A In	
C2D				D I/O	Bi-directional data signal for the C2 Debug Inter- face.
P0.0	2	2	2	D I/O or Port 0.0. A In	
P0.1	1	1	1	D I/O or Port 0.1. A In	
P0.2/	32	28	24	D I/O or Port 0.2. A In	
VPP				A In	VPP Programming Voltage Input.
P0.3	31	27	23	D I/O or Port 0.3. A in	
P0.4	30	26	22	D I/O or A In	Port 0.4.
P0.5	29	25	21	D I/O or A In	Port 0.5.
P0.6	28	24	20	D I/O or A In	Port 0.6.
P0.7	27	23	19	D I/O	Port 0.7.
P1.0	26	22	18	D I/O or A In	Port 1.0.
P1.1	25	21	17	D I/O or A In	Port 1.1.
P1.2	24	20	16	D I/O or A In	Port 1.2.





# 5. QFN-28 Package Specifications

Figure 5.1. QFN-28 Package Drawing

Dimension	Min	Тур	Max	Dimension	Min	Тур	Max
А	0.80	0.90	1.00	L	0.35	0.55	0.65
A1	0.00	0.02	0.05	L1	0.00		0.15
A3	0.25 REF			aaa		0.15	•
b	0.18	0.23	0.30	bbb		0.10	
D	5.00 BSC.			ddd		0.05	
D2	2.90	3.15	3.35	eee		0.08	
е	0.50 BSC.			Z		0.44	
E	5.00 BSC.			Y		0.18	
E2	2.90	3.15	3.35				

## Table 5.1. QFN-28 Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

**3.** This drawing conforms to the JEDEC Solid State Outline MO-220, variation VHHD except for custom features D2, E2, Z, Y, and L which are toleranced per supplier designation.

**4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.





Figure 6.2. QFN-24 Recommended PCB Land Pattern

Table 6.2. QFN-24 PCB Land Pattern Dimesic	ons
--	-----

Dimension	Min	Max
C1	3.90	4.00
C2	3.90	4.00
E	0.50	BSC
X1	0.20	0.30

Dimension	Min	Max
X2	2.70	2.80
Y1	0.65	0.75
Y2	2.70	2.80

#### Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

Solder Mask Design

**3.** All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60μm minimum, all the way around the pad.

Stencil Design

- **4.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- **7.** A 2x2 array of 1.10mm x 1.10mm openings on a 1.30mm pitch should be used for the center pad.

Card Assembly

- 8. A No-Clean, Type-3 solder paste is recommended.
- **9.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



#### Table 7.3. Port I/O DC Electrical Characteristics

 $V_{DD}$  = 1.8 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameters	Conditions	Min	Тур	Max	Units
Output High Voltage	I <sub>OH</sub> = –3 mA, Port I/O push-pull	V <sub>DD</sub> - 0.2	_		V
	I <sub>OH</sub> = −10 μA, Port I/O push-pull	V <sub>DD</sub> - 0.1	—	—	V
	I <sub>OH</sub> = –10 mA, Port I/O push-pull	—	V <sub>DD</sub> - 0.4	—	V
Output Low Voltage	I <sub>OL</sub> = 8.5 mA	—	_	0.4	V
	I <sub>OL</sub> = 10 μA	—	—	0.1	V
	I <sub>OL</sub> = 25 mA	—	0.6	—	V
Input High Voltage		0.7 x V <sub>DD</sub>	—	_	V
Input Low Voltage		—	_	0.6	V
Input Leakage	Weak Pullup Off	-1	_	1	μA
Current	Weak Pullup On, V <sub>IN</sub> = 0 V	—	25	50	μA

#### Table 7.4. Reset Electrical Characteristics

-40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
RST Output Low Voltage	I <sub>OL</sub> = 8.5 mA, V <sub>DD</sub> = 1.8 V to 3.6 V	—		0.6	V
RST Input High Voltage		$0.75 \mathrm{x} \mathrm{V}_{\mathrm{DD}}$			V
RST Input Low Voltage				0.6	$V_{DD}$
RST Input Pullup Current	RST = 0.0 V	—	25	50	μA
V <sub>DD</sub> POR Ramp Time				1	ms
V <sub>DD</sub> Monitor Threshold (V <sub>RST</sub> )		1.7	1.75	1.8	V
Missing Clock Detector Timeout	Time from last system clock rising edge to reset initiation	500	625	750	μs
Reset Time Delay	Delay between release of any reset source and code execution at location 0x0000	_	_	60	μs
Minimum RST Low Time to Generate a System Reset		15			μs
V <sub>DD</sub> Monitor Turn-on Time	$V_{DD} = V_{RST} - 0.1 V$	_	50		μs
V <sub>DD</sub> Monitor Supply Current			20	30	μA



# 12. Comparator0 and Comparator1

C8051T610/1/2/3/4/5/6/7 devices include two on-chip programmable voltage comparators: Comparator0 is shown in Figure 12.1, Comparator1 is shown in Figure 12.2. The two comparators operate identically with the following exceptions: (1) Their input selections differ as described in Section "12.1. Comparator Multiplexers" on page 65; (2) Comparator0 can be used as a reset source.

The Comparators offer programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a synchronous "latched" output (CP0 or CP1), or an asynchronous "raw" output (CP0A or CP1A). The asynchronous signals are available even when the system clock is not active. This allows the Comparators to operate and generate an output with the device in STOP mode. When assigned to a Port pin, the Comparator outputs may be configured as open drain or push-pull (see Section "21.4. Port I/O Initialization" on page 121). Comparator0 may also be used as a reset source (see Section "19.5. Comparator0 Reset" on page 104).

The Comparator inputs are selected by the comparator input multiplexers, as detailed in Section "12.1. Comparator Multiplexers" on page 65.



Figure 12.1. Comparator0 Functional Block Diagram



With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

#### 13.1. Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51<sup>™</sup> instruction set. Standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51<sup>™</sup> counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

#### 13.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 13.1 is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.



Interrupt Source	Interrupt Vector	Priority Order	Pending Flag	Bit addressable?	Cleared by HW?	Enable Flag	Priority Control
Reset	0x0000	Тор	None	N/A	N/A	Always Enabled	Always Highest
External Interrupt 0 (INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	EX0 (IE.0)	PX0 (IP.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	Y	Y	ET0 (IE.1)	PT0 (IP.1)
External Interrupt 1 (INT1)	0x0013	2	IE1 (TCON.3)	Y	Y	EX1 (IE.2)	PX1 (IP.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	Y	Y	ET1 (IE.3)	PT1 (IP.3)
UART0	0x0023	4	RI0 (SCON0.0) TI0 (SCON0.1)	Y	N	ES0 (IE.4)	PS0 (IP.4)
Timer 2 Overflow	0x002B	5	TF2H (TMR2CN.7) TF2L (TMR2CN.6)	Y	N	ET2 (IE.5)	PT2 (IP.5)
SPI0	0x0033	6	SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4)	Y	N	ESPI0 (IE.6)	PSPI0 (IP.6)
SMB0	0x003B	7	SI (SMB0CN.0)	Y	N	ESMB0 (EIE1.0)	PSMB0 (EIP1.0)
RESERVED	0x0043	8	N/A	N/A	N/A	N/A	N/A
ADC0 Window Com- pare	0x004B	9	AD0WINT (ADC0CN.3)	Y	N	EWADC0 (EIE1.2)	PWADC0 (EIP1.2)
ADC0 Conversion Complete	0x0053	10	AD0INT (ADC0CN.5)	Y	N	EADC0 (EIE1.3)	PADC0 (EIP1.3)
Programmable Coun- ter Array	0x005B	11	CF (PCA0CN.7) CCFn (PCA0CN.n) COVF (PCA0PWM.6)	Y	N	EPCA0 (EIE1.4)	PPCA0 (EIP1.4)
Comparator0	0x0063	12	CP0FIF (CPT0CN.4) CP0RIF (CPT0CN.5)	Ν	N	ECP0 (EIE1.5)	PCP0 (EIP1.5)
Comparator1	0x006B	13	CP1FIF (CPT1CN.4) CP1RIF (CPT1CN.5)	N	N	ECP1 (EIE1.6)	PCP1 (EIP1.6)
Timer 3 Overflow	0x0073	14	TF3H (TMR3CN.7) TF3L (TMR3CN.6)	Ν	N	ET3 (EIE1.7)	PT3 (EIP1.7)

#### **16.2.** Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described in this section. Refer to the data sheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).



# 18. Power Management Modes

The C8051T610/1/2/3/4/5/6/7 devices have two software programmable power management modes: idle, and stop. Idle mode halts the CPU while leaving the peripherals and clocks active. In stop mode, the CPU is halted, all interrupts and timers (except the missing clock detector) are inactive, and the internal oscillator is stopped (analog peripherals remain in their selected states; the external oscillator is not affected). Since clocks are running in idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power because the majority of the device is shut down with no clocks active. SFR Definition 18.1 describes the Power Control Register (PCON) used to control the C8051T610/1/2/3/4/5/6/7's stop and idle power management modes.

Although the C8051T610/1/2/3/4/5/6/7 has idle and stop modes available, more control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers or serial buses, draw little power when they are not in use.

#### 18.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the hardware to halt the CPU and enter idle mode as soon as the instruction that sets the bit completes execution. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during idle mode.

Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If the instruction following the write of the IDLE bit is a single-byte instruction and an interrupt occurs during the execution phase of the instruction that sets the IDLE bit, the CPU may not wake from idle mode when a future interrupt occurs. Therefore, instructions that set the IDLE bit should be followed by an instruction that has two or more opcode bytes, for example:

// in `C': PCON  = 0x01; PCON = PCON;	<pre>// set IDLE bit // followed by a 3-cycle dummy instruction</pre>
; in assembly:	
ORL PCON, #01h	; set IDLE bit
MOV PCON, PCON	; followed by a 3-cycle dummy instruction

If enabled, the watchdog timer (WDT) will eventually cause an internal watchdog reset and thereby terminate the idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section "19.6. PCA Watchdog Timer Reset" on page 104 for more information on the use and configuration of the WDT.



### 21.2. Assigning Port I/O Pins to Analog and Digital Functions

Port I/O pins can be assigned to various analog, digital, and external interrupt functions. The Port pins assigned to analog functions should be configured for analog I/O, and Port pins assigned to digital or external interrupt functions should be configured for digital I/O.

#### 21.2.1. Assigning Port I/O Pins to Analog Functions

Table 21.1 shows all available analog functions that require Port I/O assignments. **Port pins selected for these analog functions should have their corresponding bit in PnSKIP set to 1.** This reserves the pin for use by the analog function and does not allow it to be claimed by the Crossbar. Table 21.1 shows the potential mapping of Port I/O to each analog function.

Analog Function	Potentially Assignable Port Pins	SFR(s) used for Assignment
ADC Input	P1.0-P3.4	AMX0P, PnSKIP
Comparator Inputs	P1.0-P2.7	CPT0MX, CPT1MX, PnSKIP
Voltage Reference (VREF0)	P0.0	REF0CN, PnSKIP
External Oscillator in RC or C Mode (EXTCLK)	P0.3	OSCXCN, PnSKIP

#### Table 21.1. Port I/O Assignment for Analog Functions

#### 21.2.2. Assigning Port I/O Pins to Digital Functions

Any Port pins not assigned to analog functions may be assigned to digital functions or used as GPIO. Most digital functions rely on the Crossbar for pin assignment; however, some digital functions bypass the Crossbar in a manner similar to the analog functions listed above. **Port pins used by these digital func-tions and any Port pins selected for use as GPIO should have their corresponding bit in PnSKIP set to 1.** Table 21.2 shows all available digital functions and the potential mapping of Port I/O to each digital function.

Table 21.2. Port I/O Assignment for Digit	al Functions
---	--------------

Digital Function	Potentially Assignable Port Pins	SFR(s) used for Assignment
UART0, SPI0, SMBus, CP0, CP0A, CP1, CP1A, SYSCLK, PCA0 (CEX0-4 and ECI), T0 or T1.	Any Port pin available for assignment by the Crossbar. This includes P0.0 - P2.3 pins which have their PnSKIP bit set to 0. <b>Note:</b> The Crossbar will always assign UART0 pins to P0.4 and P0.5.	XBR0, XBR1
Any pin used for GPIO	P0.0–P3.4	PnSKIP



#### 21.2.3. Assigning Port I/O Pins to INT0 or INT1 external interrupts

INTO and INT1 can be used to trigger an interrupt on any Port 0 I/O pin. These functions do not require dedicated pins, meaning that they can function on both GPIO pins (PnSKIP = 1) and pins in use by the crossbar (PnSKIP = 0). INTO and INT1 cannot be used on pins configured for analog I/O. Table 21.3 shows the available external digital event capture functions.

T-11-04-0		A			<b>E</b>
Table 21.3.	Port I/O	Assignment	tor in iu	and INI1	Functions

Digital Function	Potentially Assignable Port Pins	SFR(s) used for Assignment
External Interrupt 0 (INT0)	P0.0–P0.7	IT01CF
External Interrupt 1 (INT1)	P0.0–P0.7	IT01CF

#### 21.3. Priority Crossbar Decoder

The Priority Crossbar Decoder (Figure 21.3) assigns a priority to each I/O function, starting at the top with UART0. When a digital resource is selected, the least-significant unassigned Port pin is assigned to that resource (excluding UART0, which is always at pins 4 and 5). If a Port pin is assigned, the Crossbar skips that pin when assigning the next selected resource. Additionally, the Crossbar will skip Port pins whose associated bits in the PnSKIP registers are set. The PnSKIP registers allow software to skip Port pins that are to be used for analog input, dedicated functions, or GPIO.

**Important Note on Crossbar Configuration:** If a Port pin is claimed by a peripheral without use of the Crossbar, its corresponding PnSKIP bit should be set. This applies to P0.0 if VREF is used, P0.3 if the external oscillator circuit is enabled, P0.6 if the ADC is configured to use the external conversion start signal (CNVSTR), and any selected ADC or Comparator inputs. The Crossbar skips selected pins as if they were already assigned, and moves to the next unassigned pin. Figure 21.3 shows the potential pin assigments available to the crossbar peripherals. Figure 21.4 and Figure 21.5 show two example crossbar configurations, with and without skipping pins.

Registers XBR0 and XBR1 are used to assign the digital I/O resources to the physical I/O Port pins. Note that when a peripheral is selected, the crossbar assigns all pins for that peripheral. UART0 pin assignments are fixed for bootloading purposes: UART TX0 is always assigned to P0.4; UART RX0 is always assigned to P0.5. Standard Port I/Os appear contiguously after the prioritized functions have been assigned.

**Important Note:** The SPI can be operated in either 3-wire or 4-wire modes, pending the state of the NSS-MD1–NSSMD0 bits in register SPI0CN. According to the SPI mode, the NSS signal may or may not be routed to a Port pin.



### SFR Definition 21.16. P3MDIN: Port 3 Input Mode

Bit	7	6	5	4	3	2	1	0
Name				P3MDIN[4:0]				
Туре				R/W				
Reset	0	0	0	1	1	1	1	1

SFR Address = 0xF4

Bit	Name	Function
7:5	Unused	Unused. Read = 000b; Write = Don't Care.
4:0	P3MDIN[4:0]	Analog Configuration Bits for P3.4–P3.0 (respectively).
		Port pins configured for analog mode have their weak pullup, digital driver, and digital receiver disabled.
		0: Corresponding P3.n pin is configured for analog mode.
		1: Corresponding P3.n pin is not configured for analog mode.
Note:	P3.1-P3.4 are not	t connected to external pins on the C8051T611/3/5 and C8051T616/7 devices.

### SFR Definition 21.17. P3MDOUT: Port 3 Output Mode

Bit	7	6	5	4	3	2	1	0
Name				P3MDOUT[4:0]				
Туре				R/W				
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xA7

Bit	Name	Function
7:5	Unused	Unused. Read = 000b; Write = Don't Care.
4:0	P3MDOUT[4:0]	Output Configuration Bits for P3.4–P3.0 (respectively).
		0: Corresponding P3.n pin is open-drain.
		1: Corresponding P3.n pin is push-pull.
Note:	P3.1-P3.4 are not	connected to external pins on the C8051T611/3/5 and C8051T616/7 devices.



#### 22.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- 1. The I<sup>2</sup>C-Bus and How to Use It (including specifications), Philips Semiconductor.
- 2. The I<sup>2</sup>C-Bus Specification—Version 2.0, Philips Semiconductor.
- 3. System Management Bus Specification—Version 1.1, SBS Implementers Forum.

#### 22.2. SMBus Configuration

Figure 22.2 shows a typical SMBus configuration. The SMBus specification allows any recessive voltage between 3.0 V and 5.0 V; different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pullup resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high (recessive state) when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus not exceed 300 ns and 1000 ns, respectively.



Figure 22.2. Typical SMBus Configuration

#### 22.3. SMBus Operation

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. The SMBus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the Master in a system; any device who transmits a START and a slave address becomes the master for the duration of that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7–1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Bytes that are received (by a master or slave) are acknowledged (ACK) with a low SDA during a high SCL (see Figure 22.3). If the receiving device does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high SCL.

The direction bit (R/W) occupies the least-significant bit position of the address byte. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.



Bit	Set by Hardware When:	Cleared by Hardware When:
MASTER	<ul> <li>A START is generated.</li> </ul>	<ul><li>A STOP is generated.</li><li>Arbitration is lost.</li></ul>
TXMODE	<ul> <li>START is generated.</li> <li>SMB0DAT is written before the start of an SMBus frame.</li> </ul>	<ul> <li>A START is detected.</li> <li>Arbitration is lost.</li> <li>SMB0DAT is not written before the start of an SMBus frame.</li> </ul>
STA	<ul> <li>A START followed by an address byte is received.</li> </ul>	<ul> <li>Must be cleared by software.</li> </ul>
STO	<ul> <li>A STOP is detected while addressed as a slave.</li> <li>Arbitration is lost due to a detected STOP.</li> </ul>	<ul> <li>A pending STOP is generated.</li> </ul>
ACKRQ	<ul> <li>A byte has been received and an ACK response value is needed (only when hardware ACK is not enabled).</li> </ul>	<ul> <li>After each ACK cycle.</li> </ul>
ARBLOST	<ul> <li>A repeated START is detected as a MASTER when STA is low (unwanted repeated START).</li> <li>SCL is sensed low while attempting to generate a STOP or repeated START condition.</li> <li>SDA is sensed low while transmitting a 1 (excluding ACK bits).</li> </ul>	Each time SI is cleared.
ACK	<ul> <li>The incoming ACK value is low (ACKNOWLEDGE).</li> </ul>	<ul> <li>The incoming ACK value is high (NOT ACKNOWLEDGE).</li> </ul>
SI	<ul> <li>A START has been generated.</li> <li>Lost arbitration.</li> <li>A byte has been transmitted and an ACK/NACK received.</li> <li>A byte has been received.</li> <li>A START or repeated START followed by a slave address + R/W has been received.</li> <li>A STOP has been received.</li> </ul>	Must be cleared by software.

Table 22.3. Sources for Hardware Changes to SMB0CN



# SFR Definition 25.3. TMOD: Timer Mode

Bit	7	6	5	4	3	2	1	0
Name	GATE1	C/T1	T1M[1:0]		GATE0	C/T0	T0M[1:0]	
Туре	R/W	R/W	R/W		R/W	R/W	R/W	
Reset	0	0	0 0		0	0	0	0
SFR Ad	SFR Address = 0x89							

Bit	Name	Function
7	GATE1	Timer 1 Gate Control.0: Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level.1: Timer 1 enabled only when TR1 = 1 AND INT1 is active as defined by bit IN1PL inregister IT01CF (see SFR Definition 16.5).
6	C/T1	<b>Counter/Timer 1 Select.</b> 0: Timer: Timer 1 incremented by clock defined by T1M bit in register CKCON.
		1: Counter: Timer 1 incremented by high-to-low transitions on external pin (T1).
5:4	T1M[1:0]	Timer 1 Mode Select.These bits select the Timer 1 operation mode.00: Mode 0, 13-bit Counter/Timer01: Mode 1, 16-bit Counter/Timer10: Mode 2, 8-bit Counter/Timer with Auto-Reload11: Mode 3, Timer 1 Inactive
3	GATE0	Timer 0 Gate Control.0: Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level.1: Timer 0 enabled only when TR0 = 1 AND INT0 is active as defined by bit IN0PL inregister IT01CF (see SFR Definition 16.5).
2	C/T0	<ul> <li>Counter/Timer 0 Select.</li> <li>0: Timer: Timer 0 incremented by clock defined by T0M bit in register CKCON.</li> <li>1: Counter: Timer 0 incremented by high-to-low transitions on external pin (T0).</li> </ul>
1:0	T0M[1:0]	Timer 0 Mode Select.These bits select the Timer 0 operation mode.00: Mode 0, 13-bit Counter/Timer01: Mode 1, 16-bit Counter/Timer10: Mode 2, 8-bit Counter/Timer with Auto-Reload11: Mode 3, Two 8-bit Counter/Timers



## SFR Definition 25.4. TL0: Timer 0 Low Byte

Bit	7	6	5	4	3	2	1	0			
Name TL0[7:0]											
Туре	e	R/W									
Rese	et 0	0	0	0	0	0	0	0			
SFR A	Address = 0x8	A									
Bit	Name		Function								
7:0	TL0[7:0]	TL0[7:0] Timer 0 Low Byte.									
		The TL0 register is the low byte of the 16-bit Timer 0.									

### SFR Definition 25.5. TL1: Timer 1 Low Byte

Bit	7	6	5	4	3	2	1	0			
Nam	e	TL1[7:0]									
Туре	9	R/W									
Rese	et 0	0	0	0	0	0	0	0			
SFR A	SFR Address = 0x8B										
Bit	Name	Name Function									

l	Dit	Name	i dilettori
	7:0	TL1[7:0]	Timer 1 Low Byte.
			The TL1 register is the low byte of the 16-bit Timer 1.



# SFR Definition 25.13. TMR3CN: Timer 3 Control

Bit	7	6	5	4	3	2	1	0
Name	TF3H	TF3L	TF3LEN		T3SPLIT	TR3		T3XCLK
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
Reset	0	0	0	0	0	0	0	0

#### SFR Address = 0x91; Bit-Addressable

Bit	Name	Function
7	TF3H	Timer 3 High Byte Overflow Flag.
		Set by hardware when the Timer 3 high byte overflows from 0xFF to 0x00. In 16 bit mode, this will occur when Timer 3 overflows from 0xFFFF to 0x0000. When the Timer 3 interrupt is enabled, setting this bit causes the CPU to vector to the Timer 3 interrupt service routine. This bit is not automatically cleared by hardware.
6	TF3L	Timer 3 Low Byte Overflow Flag.
		Set by hardware when the Timer 3 low byte overflows from 0xFF to 0x00. TF3L will be set when the low byte overflows regardless of the Timer 3 mode. This bit is not automatically cleared by hardware.
5	TF3LEN	Timer 3 Low Byte Interrupt Enable.
		When set to 1, this bit enables Timer 3 Low Byte interrupts. If Timer 3 interrupts are also enabled, an interrupt will be generated when the low byte of Timer 3 overflows.
4	Unused	Unused. Read = 0b; Write = Don't Care
3	T3SPLIT	Timer 3 Split Mode Enable.
		When this bit is set, Timer 3 operates as two 8-bit timers with auto-reload. 0: Timer 3 operates in 16-bit auto-reload mode.
		1: Timer 3 operates as two 8-bit auto-reload timers.
2	TR3	Timer 3 Run Control.
		Timer 3 is enabled by setting this bit to 1. In 8-bit mode, this bit enables/disables TMR3H only; TMR3L is always enabled in split mode.
1	Unused	Unused. Read = 0b; Write = Don't Care
0	T3XCLK	Timer 3 External Clock Select.
		This bit selects the external clock source for Timer 3. If Timer 3 is in 8-bit mode, this bit selects the external oscillator clock source for both timer bytes. However, the Timer 3 Clock Select bits (T3MH and T3ML in register CKCON) may still be used to select between the external clock and the system clock for either timer. 0: Timer 3 clock is the system clock divided by 12. 1: Timer 3 clock is the external clock divided by 8 (synchronized with SYSCLK).



### SFR Definition 25.14. TMR3RLL: Timer 3 Reload Register Low Byte

Bit	7	6	5	4	3	2	1	0		
Nam	, TMR3RLL[7:0]									
Туре	9	R/W								
Rese	et O	0	0	0	0	0	0	0		
SFR A	SFR Address = 0x92									
Bit	Name	Name Function								

ы	Name	Function
7:0	TMR3RLL[7:0]	Timer 3 Reload Register Low Byte.
		TMR3RLL holds the low byte of the reload value for Timer 3.

#### SFR Definition 25.15. TMR3RLH: Timer 3 Reload Register High Byte

Bit	7	6	5	4	3	2	1	0		
Name   TMR3RLH[7:0]										
Type R/W										
Rese	et O	0	0	0	0	0	0	0		
SFR A	Address = 0x93									
Bit	Name		Function							
7:0	TMR3RLH[7:0]	IR3RLH[7:0] Timer 3 Reload Register High Byte.								
		TMR3RLH holds the high byte of the reload value for Timer 3.								

### SFR Definition 25.16. TMR3L: Timer 3 Low Byte

Bit	7	6	5	4	3	2	1	0	
Name	TMR3L[7:0]								
Туре	R/W								
Reset	0	0	0	0	0	0	0	0	

#### SFR Address = 0x94

Bit	Name	Function
7:0	TMR3L[7:0]	Timer 3 Low Byte.
		In 16-bit mode, the TMR3L register contains the low byte of the 16-bit Timer 3. In 8- bit mode, TMR3L contains the 8-bit low byte timer value.



# SFR Definition 26.2. PCA0MD: PCA Mode

Bit	7	6	5	4	3	2	1	0			
Nam	e CIDL	WDTE	WDLCK			CPS[2:0]		ECF			
Туре	R/W	R/W	R/W	R		R/W		R/W			
Rese	<b>t</b> 0	1	0	0	0	0	0	0			
SFR A	ddress = 0	xD9			1	1					
Bit	Name				Function						
7	CIDL	PCA Counter Specifies PCA 0: PCA contin 1: PCA operat	/Timer Idle behavior will ues to functi ion is suspe	<b>Control.</b> hen CPU is on normally nded while t	in Idle Mode while the sys he system c	stem controll ontroller is in	er is in Idle I Idle Mode.	Vode.			
6	WDTE	Watchdog Tiu If this bit is set 0: Watchdog T 1: PCA Modul	atchdog Timer Enable. his bit is set, PCA Module 4 is used as the watchdog timer. Watchdog Timer disabled. PCA Module 4 enabled as Watchdog Timer.								
5	WDLCK	Watchdog Tin This bit locks/r Timer may not 0: Watchdog T 1: Watchdog T	Watchdog Timer Lock. This bit locks/unlocks the Watchdog Timer Enable. When WDLCK is set, the Watchdog Timer may not be disabled until the next system reset. 0: Watchdog Timer Enable unlocked. 1: Watchdog Timer Enable locked.								
4	Unused	Unused. Read	I = 0b, Write	= Don't care	Э.						
3:1	CPS[2:0]	PCA Counter These bits sel 000: System of 001: System of 010: Timer 0 of 011: High-to-lo 100: System of 101: External 11x: Reserved	PCA Counter/Timer Pulse Select. These bits select the timebase source for the PCA counter 200: System clock divided by 12 201: System clock divided by 4 2010: Timer 0 overflow 2011: High-to-low transitions on ECI (max rate = system clock divided by 4) 100: System clock 101: External clock divided by 8 (synchronized with the system clock) 11x: Reserved								
0 Note:	ECF	PCA Counter This bit sets th 0: Disable the 1: Enable a PC set.	<b>CA Counter/Timer Overflow Interrupt Enable.</b> This bit sets the masking of the PCA Counter/Timer Overflow (CF) interrupt. This bit sets the CF interrupt. Enable a PCA Counter/Timer Overflow interrupt request when CF (PCA0CN.7) is set. TE bit is set to 1, the other bits in the PCA0MD register cannot be modified. To change the								
1010.	<b>Note:</b> When the WDTE bit is set to 1, the other bits in the PCA0MD register cannot be modified. To change the contents of the PCA0MD register, the Watchdog Timer must first be disabled.										



### C2 Register Definition 27.6. EPDAT: C2 EPROM Data

Bit	7	6	5	4	3	2	1	0		
Nam	e	EPDAT[7:0]								
Туре	•	R/W								
Rese	et 0	0	0	0	0	0	0	0		
C2 Ad	C2 Address: 0xBF									
Bit	Name	Name Function								

ы	Name	Function				
7:0	EPDAT[7:0]	C2 EPROM Data Register.				
		This register is used to pass EPROM data during C2 EPROM operations.				

### C2 Register Definition 27.7. EPSTAT: C2 EPROM Status

Bit	7	6	5	4	3	2	1	0		
Nam	e WRLOCK	RDLOCK						ERROR		
Туре	e R	R	R	R	R	R	R	R		
Rese	et 0	0	0	0	0	0	0	0		
C2 Address: 0xB7										
Bit	Name	Function								
7	WRLOCK	Write Lock Indicator.								
		Set to 1 if EPADDR currently points to a write-locked address.								
6	RDLOCK	Read Lock Indicator.								
		Set to 1 if EPADDR currently points to a read-locked address.								
5:1	Unused	Unused. Read = 00000b; Write = don't care.								
0	ERROR	Error Indicator.								
		Set to 1 if last EPROM read or write operation failed due to a security restriction.								



NOTES:

