



Welcome to E-XFL.COM

Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance

#### Embedded - Microcontrollers - Application Specific

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

#### What Are <u>Embedded - Microcontrollers -</u> <u>Application Specific</u>?

Application enacific microcontrollars are angineered to

#### Details

Product Status	Obsolete
Applications	Sensing Machine
Core Processor	Coolrisc816®
Program Memory Type	FLASH (22kB)
Controller Series	XE8000
RAM Size	512 x 8
Interface	UART, USRT
Number of I/O	24
Voltage - Supply	2.4V ~ 5.5V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/semtech/xe8805ami028lf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

SEMTECH

# XE8805/05A

# WIRELESS AND SENSING PRODUCTS

Dec rog	$C \vee Z a$	a := rog(1) if $a = b E E$ then $C := 0$ also $C := 1$ ; reg := a
Deciley	0, v, z, a	
Dec reg, eaddr	C, V, Z, a	a := DM(eaddr)-1; if a=hFF then C := 0 else C := 1; reg := a
Decc rog1 rog2	C V Z a	$a := rog^2 - (1 - C)$ ; if $a = b EE and C = 0$ then $C := 0$ also $C := 1$ ; rog 1 := a
Decc regr, regz	0, v, z, a	a = 1eyz = (1-0), if $a = 1iFF$ and $C = 0$ then $C = 0$ eise $C = 1$ , reg $1 = a$
Decc reg	C, V, Z, a	a := reg-(1-C); if a=hFF and C=0 then C := 0 else C := 1; reg := a
Decc reg eaddr	$C \vee Z a$	$a := DM(aaddr)_(1-C)$ ; if $a=bEE$ and $C=0$ then $C := 0$ also $C := 1$ ; req := a
Dedd rog, odddi	0, v, 2, u	
And reg #data[7:0]	7 a	a := reg and data[7:0]: reg := a
	, , <u></u> , α	
And reg1, reg2, reg3	-,-, Z, a	a := reg2 and reg3; reg1 := a
And reg1, reg2	Z. a	a := reg1 and reg2; reg1 := a
And reg coddr	7 0	
And reg, eaddr	-,-, Z, a	a .= reg and Div(eaddr), reg .= a
Or reg,#data[7:0]	-,-, Z, a	a := reg or data[7:0]; reg := a
	7 9	a :- reg2 or reg3: reg1 :- a
Ol regi, regz, rego	-,-, <i>Z</i> , a	
Or reg1, reg2	-,-, ∠, a	a := reg1 or reg2; reg1 := a
Or reg eaddr	7 a	a := red or DM(eaddr): red := a
Var as a Welste [7:0]	, , <u> </u> , <u> </u>	
Xor reg,#data[7:0]	-,-, ∠, a	a := reg xor data[7:0]; reg := a
Xor reg1, reg2, reg3	7 a	$a := reg2 \text{ xor } reg3 \cdot reg1 := a$
Ver wert werd	, , <u></u> , α	
Aur regi, regz	-,-, Z, a	a .= reg r xor regz, reg r .= a
Xor reg. eaddr	Z. a	a := reg or DM(eaddr): reg := a
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
Add reg,#data[7:0]	C, V, Z, a	a := reg+data[7:0]; if overflow then C:=1 else C := 0; reg := a
Add reg1 reg2 reg3	C V Z a	a := reg2 + reg3; if overflow then C:-1 else C:-0; reg1:-2
	0, v, z, a	
Add reg1, reg2	C, V, ∠, a	a := reg1+reg2; if overflow then C:=1 else C := 0; reg1 := a
Add reg eaddr	CVZa	a := reg + DM(eaddr); if overflow then $C := 1$ else $C := 0$ ; reg := a
	0, 1, 2, 4	
Addc reg,#data[7:0]	∪, v, ∠, a	a := reg + aata[7:0]+C; if overnow then C:=1 else C := 0; reg := a
Addc reg1, reg2, reg3	C. V. Z. a	a := reg2 + reg3 + C; if overflow then $C := 1$ else $C := 0$ ; reg1 := a
	$C \vee Z$	
Addc reg1, reg2	C, V, Z, a	a := reg1+reg2+C; if overflow then $C := 1$ else $C := 0$ ; reg1 := a
Addc reg. eaddr	C. V. Z. a	a := reg + DM(eaddr) + C; if overflow then C:=1 else C := 0; reg := a
Subd rog #data[7:0]	CVZa	a := deta[7:0] reg; if underflow then $C := 0$ also $C := 1$ ; reg := a
Subu ley,#uala[7.0]	C, V, Z, A	a .= data[7.0]-reg, if undernow there c .= 0 else c .= 1, reg .= a
Subd reg1, reg2, reg3	C, V, Z, a	a := reg2-reg3; if underflow then C := 0 else C := 1; reg1 := a
Subd reg1 reg2	CVZa	$a := reg2 \cdot reg1$ : if underflow then C := 0 else C := 1: reg1 := a
Cubu log I, log 2	0, v, 2, a	
Subd reg, eaddr	C, V, Z, a	a := DM(eaddr)-reg; if underflow then C := 0 else C := 1; reg := a
Subdc reg #data[7:0]	C.V.Z.a	a := data[7:0]-reg-(1-C); if underflow then $C := 0$ else $C := 1$ ; reg := a
	C, V, Z, z	
Subac reg1, reg2, reg3	C, v, z, a	a := reg2-reg3-(1-C); if undernow then $C := 0$ else $C := 1$ ; reg1 := a
Subdc reg1, reg2	C. V. Z. a	a := reg2 - reg1 - (1 - C); if underflow then $C := 0$ else $C := 1$ ; reg1 := a
Subde reg. ooddr	CVZO	a DM(apdd) rog (1 C); if underflow then C = 0 alog C = 1; rog = 0
Subuc leg, eadur	C, V, Z, a	a .= DM(eadd)-reg-(1-C), if underlow then C .= 0 else C .= 1, reg .= a
Subs reg.#data[7:0]	C, V, Z, a	a := reg-data[7:0]; if underflow then C := 0 else C := 1; reg := a
Subs rog1 rog2 rog3	C V Z a	$a := rac^2 - rac^2$ ; if underflow than $C := 0$ also $C := 1$ ; real := a
Subs leg1, leg2, leg5	0, v, z, a	a .= rego-reg2, if undernow then c .= 0 else c .= 1, reg1 .= a
Subs reg1, reg2	C, V, Z, a	a := reg1-reg2; if underflow then C := 0 else C := 1; reg1 := a
Subs reg. eaddr	CVZa	a := reg - DM(eaddr); if underflow then C := 0 else C := 1; reg := a
	0, V, <u>2</u> , u	
Subsc reg,#data[7:0]	C, V, Z, a	a := reg-data[/:0]-(1-C); if underflow then C := 0 else C := 1; reg := a
Subsc rea1, rea2, rea3	C. V. Z. a	a := reg3-reg2-(1-C); if underflow then C := 0 else C := 1; reg1 := a
Subserved reg	$C \vee Z$	
Subsc reg1, reg2	C, V, Z, a	a := reg1-reg2-(1-C); if undernow then $C := 0$ else $C := 1;$ reg1 := a
Subsc reg. eaddr	C. V. Z. a	a := reg - DM(eaddr) - (1-C); if underflow then C := 0 else C := 1; reg := a
5, 100		
Mul reg,#data[7:0]	u, u, u, a	a := (data[7:0]*reg)[7:0]; reg := (data[7:0]*reg)[15:8]
Mul reg reg reg	11 11 11 2	a := (req2*req3)[7:0]: req1 := (req2*req3)[15:8]
	., u, u, u	
wu regi, reg2	u, u, u, a	$a := (reg2 reg1)[7:0]; reg1 := (reg2^reg1)[15:8]$
Mul reg. eaddr	u. u. u. a	$a := (DM(eaddr)^{reg})[7:0]; reg := (DM(eaddr)^{reg})[15:8]$
		$(doto[\overline{X}:0]*rog)[\overline{X}:0]:rog:=(doto[\overline{X}:0]*rog)[4:9]$
wula iey,#uala[7:0]	u, u, u, a	a - (uata[1.0] teg][1.0], teg = (uata[1.0] teg][15.0]
Mula reg1, reg2, reg3	u, u, u, a	a := (reg2*reg3)[7:0]; reg1 := (reg2*reg3)[15:8]
Mula regi regi		a := (reg2*reg1)[7:0]; reg1 := (reg2*reg1)[15:8]
	u, u, u, u	
Mula reg, eaddr	u, u, u, a	a := (DM(eaddr)*reg)[7:0]; reg := (DM(eaddr)*reg)[15:8]
Mahl rog #abit(0.0)		
wsmileg,#snint[2:0]	u, u, u, a	a := (1 e y z) [1 (0), 1 e y := (1 e y z) [1] S S]
Mshr reg,#shift[2:0]	u, u, u, a	$a := (req^{2(0-5)(0)})[7:0]; req := (req^{2(0-5)(0)})[15:8]$
Mehra rog #chift[2:0]		$2 := (rog^* 2^{(8-shift)}   T : 0] \cdot rog := (rog^* 2^{(8-shift)}   15 : 8]$
wsmaney,#smit[2.0]	u, u, u, a	a = (1eg 2) [1.0], 1eg = (1eg 2) [13.0]
Cmp reg #data[7:0]	C.V.Z.a	a := data[7:0]-reg: if underflow then C :=0 else C :=1: $V := C$ and (not 7)
	0, v, z, a	$a = a_1 a_1 a_1 a_2 a_3 a_4 a_4 a_4 a_4 a_4 a_4 a_4 a_4 a_4 a_4$
cmp reg1, reg2	∪, v, ∠, a	a := reg2-reg1; if undefine then $C := 0$ else $C := 1$ ; $V := C$ and (not Z)
Cmp reg. eaddr	CV Za	a := DM(eaddr)-reg if underflow then C :=0 else C :=1: V := C and (not Z)
	0, 1, 2, 3	$a = 2 \sin(2\pi a) \cos(2\pi a) \sin(2\pi a$
umpa reg,#data[7:0]	C, V, Z, a	a := data[ $r$ :U]-reg; if underflow then C :=U else C:=1; V := C and (not Z)
Cmpa reg1, reg2	C. V. Z. a	a := reg2-reg1; if underflow then C :=0 else C:=1: V := C and (not Z)
Comparing a state	$C, V, L, \alpha$	$\sim$ DM(and the rest is under the rest of
umpa reg, eaddr	∪, v, ∠, a	a := Divi(eaddr)-reg; if underflow then C := 0 else C:=1; V := C and (not Z)
Teth rog #bit[2:0]	7 0	a[bit] := rad[bit]; ather bits in a are 0
	-, -, ∠, a	
Setb reg,#bit[2:0]	-, -, Z, a	reg[bit] := 1; other bits unchanged; a := reg
Cirb reg #bit[2:0]	7 - 2	reg[bit] := 0; other bits unchanged; a := reg
	-, -, ∠, a	region - o, one bits unonangeo, a - reg
Invb reg,#bit[2:0]	-, -, Z, a	reg[bit] := not reg[bit]; other bits unchanged; a := reg



#### System Block 5

- 5.1 Overview
- ot Rewn Designs 5.2

5-2

5-2



# 6.1 Features

- Power On Reset (POR)
- External reset from the RESET pin
- Programmable Watchdog timer reset
- Programmable BusError reset
- Sleep mode management
- Programmable Port A input combination reset

# 6.2 Overview

The reset block is the reset manager. It handles the different reset sources and distributes them through the system. It also controls the sleep mode of the circuit.

## 6.3 Register map

Pos.	RegSysCtrl	Rw	Reset	Function
7	SleepEn	r w	0 resetcold	enables Sleep mode
				1: sleep mode is enabled
6	EnResPConf	r w	0 resetcold	enables the resetpconf signal when the
				resetglobal is active
				0: resetpconf is disabled
				1: resetpconf is enabled
5	EnBusError	rw	0 resetcold	enables reset from BusError
				0: BusError reset source is disabled
				1: BusError reset source is enabled
4	EnResWD	r w	0 resetcold	enables reset from Watchdog
				0: Watchdog reset source is disabled
				1: Watchdog reset source is enabled
				this bit can not be set to 0 by SW
3 – 0	-	r	0000	unused

Table 6-1. RegSysCtrl register.

Pos.	RegSysReset	Rw	Reset	Function
7	Sleep	rw	0 resetsystem	Sleep mode control (reads always 0)
6	-	r	0	unused
5	ResetBusError	rc	0 resetcold	reset source was BusError
4	ResetWD	rc	0 resetcold	reset source was Watchdog
3	ResetfromportA	rc	0 resetcold	reset source was Port A combination
2	ResPad	rc	0 resetcold	reset source was reset pad
1	ResPadSleep	rc	0 resetcold	reset source was reset pad in sleep mode
0	-	r	0	unused

Table 6-2. RegSysReset register



1E+08 RcFreqRange='1' -RcFregRange='0' 1000 1E+07 Nominal RC oscillator frequency [Hz] 10000 010000 1<sub>77</sub> 77 ,10000 10000 070000 7<sub>77</sub> ,1000 RcFreqFine(5:0) ,0000 ,,,000 1000 77 12000 0000 1E+06 \* **07000** 10000 777777 77777777 <sup>со</sup>лова КсFreqFine(5:0) ,1000 170000 0000 10000 01000C 0000 777 , 17000 . 70000 070000 770000 10000 1E+05 • 070000 77777777 77000 10000 , 07000C 0, RcFreqCoarse(3:0) 1E+04 0000 0001 0011 0111 1111

Figure 7-2. RC oscillator nominal frequency tuning.

symbol	description	min	typ	max	unit	Comments
f <sub>RCmin</sub>	Lowest RC frequency	40	80	120	kHz	Note 1
RcFreqFine	fine tuning step		1.4	2.0	%	
RC_su	startup time		30	50	us	BiasRc=0
			3	5	us	BiasRc=1
PSRR @ DC	Supply voltage		TBD		%/V	Note 2
	dependence		TBD		%/V	Note 3
$\Delta f / \Delta T$	Temperature		0.1		%/°C	
	dependence					

#### 7.5.1.3 RC oscillator specifications

#### Table 7-7. RC oscillator specifications

Note 1: this is the frequency tolerance when all trimming codes are 0.

Note 2: frequency shift as a function of VBAT with normal regulator function.

Note 3: frequency shift as a function of VBAT while the regulator is short-circuited to VBAT.

The tolerances on the minimal frequency and the drift with supply or temperature can be cancelled using the software DFLL (digital frequency locked loop) which uses the crystal oscillator as a reference frequency.



XE8805/05A

# 10 Low Power RAM

10.1	Features	10-2
10.2	Overview	10-2
10.3	Register map	10-2
	AC N	
	▼	



# **10.1 Features**

• Low power RAM locations.

## 10.2 Overview

In order to save power consumption, 8 8-bit registers are provided in page 0. These memory locations should be reserved for often-updated variables. Accessing these register locations requires much less power than the other general purpose RAM locations.

# 10.3 Register map

pos.	Reg00	rw	reset	function		
7-0	Reg00	rw	XXXXXXXX	low-power data memory		
			Table 10-1: <u>Rec</u>	00		
pos.	Reg01	rw	reset	function		
7-0	Reg01	rw	XXXXXXXX	low-power data memory		
			Table 10-2: <u>Rec</u>	<u>q01</u>		
pos.	Reg02	rw	reset	function		
7-0	Reg02	rw	XXXXXXXX	low-power data memory		
	Table 10-3: <u>Reg02</u>					
pos.	Reg03	rw	reset	function		
7-0	Reg03	rw	XXXXXXXX	low-power data memory		
			Table 10-4: <u>Re</u> ç	<u>103</u>		
pos.	Reg04	rw	reset	function		
7-0	Reg04	rw	XXXXXXXX	low-power data memory		
		-	Table 10-5: <u>Rec</u>	<u>904</u>		
pos.	Reg05	rw	reset	function		
7-0	Reg05	rw	XXXXXXXX	low-power data memory		
Table 10-6: <u>Reg05</u>						
pos.	Reg06	rw	reset	function		
7-0	Reg06	rw	XXXXXXXX	low-power data memory		
		-	Table 10-7: <u>Re</u> o	<u>q06</u>		
pos.	Reg07	rw	reset	function		
70	Pog07	F14/	VVVVVVVV	low nower data memory		

Table 10-8: <u>Reg07</u>



# 11 Port A

11.1	Features	11-2
11.2	Overview	11-2
11.3	Register map	11-3
11.4	Interrupts and events map	11-3
11.5	Port A (PA) Operation	11-4
11.6	Port A electrical specification	11-5

4

pos.	RegUartTxSta	rw	reset	description
7-2	-	r	000000	Unused
1	UartTxBusy	r	0 resetsystem	Uart busy transmitting
0	UartTxFull	r	0 resetsystem	<b>RegUartTx</b> full
				Set by writing to RegUartTx
				Cleared when transferring RegUartTx into
				internal shift register

#### Table 14-4: <u>RegUartTxSta</u>

pos.	RegUartRx	rw	reset	description
7-0	UartRx	r	0000000	Received data
			resetsystem	

#### Table 14-5: <u>RegUartRx</u>

pos.	RegUartRxSta	rw	Reset	description
7-6	-	r	00	Unused
5	UartRxSErr	r	0 resetsystem	Start error
4	UartRxPErr	r	0 resetsystem	Parity error
3	UartRxFErr	r	0 resetsystem	Frame error
2	UartRxOErr	rc	0 resetsystem	Overrun error
				Cleared by writing RegUartRxSta
1	UartRxBusy	r	0 resetsystem	Uart busy receiving
0	UartRxFull	r	0 resetsystem	RegUartRx full
				Cleared by reading RegUartRx

#### Table 14-6: RegUartRxSta

#### 14.4 Interrupts map

interrupt source	default mapping in the interrupt manager
Irq_uart_Tx	IrqHig(1)
Irq_uart_Rx	IrqHig(0)

Table 14-7: Interrupts map

## 14.5 Uart baud rate selection

In order to have correct baud rates, the Uart interface has to be fed with a stable and trimmed clock source. The clock source can be the RC oscillator or the crystal oscillator. The precision of the baud rate will depend on the precision of the selected clock source.

#### 14.5.1 Uart on the RC oscillator

To select the RC oscillator for the Uart, the bit **SelXtal** in **RegUartCmd** has to be 0.

In order to obtain a correct baud rate, the RC oscillator frequency has to be set to one of the frequencies given in the table on the next page. The precision of the obtained baud rate is directly proportional to the frequency deviation with respect to the values in the table.

pos.	RegAcCfg3	rw	reset	description
7	PGA1_GAIN	rw	0 resetsystem	PGA1 stage gain selection
6:0	PGA3_GAIN[6:0]	rw	0000000 resetsystem	PGA3 stage gain selection

#### Table 16-7: RegAcCfg3

pos.	RegAcCfg4	rw	reset	description
7	reserved	r	0	Unused
6:0	PGA3_OFFSET[6:0]	rw	0000000	PGA3 stage offset selection
			resetsystem	

#### Table 16-8: RegAcCfg4

pos.	RegAcCfg5	rw	reset	description
7	BUSY	r	0 resetsystem	Activity flag
6	DEF	w r0	0	Selects default configuration
5:1	AMUX[4:0]	rw	00000 resetsystem	Input channel configuration selector
0	VMUX	rw	0 resetsystem	Reference channel selector

### Table 16-9: RegAcCfg5

# 16.4 ZoomingADC<sup>™</sup> Description

Figure 16-2 gives a more detailed description of the acquisition chain.

#### 16.4.1 Acquisition Chain

Figure 16-1 shows the general block diagram of the acquisition chain (AC). A control block (not shown in Figure 16-1) manages all communications with the CoolRisc<sup>™</sup> microcontroller.

Analog inputs can be selected among eight input channels, while reference input is selected between two differential channels.

The core of the zooming section is made of three differential programmable amplifiers (PGA). After selection of a combination of input and reference signals  $V_{IN}$  and  $V_{REF}$ , the input voltage is modulated and amplified through stages 1 to 3. Fine gain programming up to 1'000V/V is possible. In addition, the last two stages provide programmable offset. Each amplifier can be bypassed if needed.

The output of the PGA stages is directly fed to the analog-to-digital converter (ADC), which converts the signal  $V_{IN,ADC}$  into digital.

Like most ADCs intended for instrumentation or sensing applications, the ZoomingADC<sup>TM</sup> is an over-sampled converter (See Note<sup>1</sup>). The ADC is a so-called incremental converter, with bipolar operation (the ADC accepts both positive and negative input voltages). In first approximation, the ADC output result relative to full-scale (*FS*) delivers the quantity:

<sup>&</sup>lt;sup>1</sup> Note: Over-sampled converters are operated with a sampling frequency  $f_s$  much higher than the input signal's Nyquist rate (typically  $f_s$  is 20-1'000 times the input signal bandwidth). The sampling frequency to throughput ratio is large (typically 10-500). These converters include digital decimation filtering. They are mainly used for high resolution, and/or low-to-medium speed applications.

XE8805/05A

# WIRELESS AND SENSING PRODUCTS

TECH

- BUSY: (r) set to 1 if a conversion is running. Note that the flag is set at the effective start of the conversion. Since the ADC is
  generally synchronized on a lower frequency clock than the CPU, there might be a small delay (max. 1 cycle of the ADC
  sampling frequency) between the writing of the START or CONT bits and the appearance of BUSY flag.
- DEF: (w) sets all values to their defaults (PGA disabled, max speed, nominal modulator bias current, 2 elementary conversions, over-sampling rate of 32) and starts a new conversion without waiting the end of the preceding one.
- AMUX (4:0): (rw) AMUX [4] sets the mode (0 → 4 differential inputs, 1 → 7 inputs with A (0) = common reference) AMUX (3) sets the sign (0 → straight, 1 → cross) AMUX [2:0] sets the channel.

econ perions

VMUX: (rw) sets the differential reference channel (0 → R(1) and R(0), 1 → R(3) and R(2)).
 (r = read; w = write; rw = read & write)

VMUX (RegAcCfg5[0])	V <sub>REFP</sub>	V <sub>REFN</sub>
0	AC_R(1)	AC_R(0)
1	AC_R(3)	AC_R(2)

# 16.6 Programmable Gain Amplifiers

As seen in Figure 16-1, the zooming function is implemented with three programmable gain amplifiers (PGA). These are:

- PGA1: coarse gain tuning
- PGA2: medium gain and offset tuning
- PGA3: fine gain and offset tuning

All gain and offset settings are realized with ratios of capacitors. The user has control over each PGA activation and gain, as well as the offset of stages 2 and 3. These functions are examined hereafter.

ENABLE [3:0]	Block		
xxx0	ADC disabled		
xxx1	ADC enabled		
xx0x	PGA1 disabled		
xx1x	PGA1 enabled		
x0xx	PGA2 disabled		
x1xx	PGA2 enabled		
0xxx	PGA3 disabled		
1xxx	PGA3 enabled		

Table 16-13. ADC & PGA enabling

PGA1_GAIN	PGA1 Gain <i>GD</i> ₁ (V/V)
0	1
1	10

Table 16-14. PGA1 Gain Settings

PGA2_GAIN[1:0]	PGA2 Gain GD <sub>2</sub> (V/V)
00	1
01	2
10	5
11	10

Table 16-15. PGA2 gain settings

# WIRELESS AND SENSING PRODUCTS

SEMTECH

PGA2_OFFSET[3:0]	PGA2 Offset GDoff₂ (V/V)
0000	0
0001	+0.2
0010	+0.4
0011	+0.6
0100	+0.8
0101	+1
1001	-0.2
1010	-0.4
1011	-0.6
1100	-0.8
1101	-1

PGA3_GAIN[6:0]	PGA3 Gain GD <sub>3</sub> (V/V)
000000	0
000001	1/12(=0.083)
0000110	6/12
0001100	12/12
0010000	16/12
0100000	32/12
100000	64/12
1111111	127/12(=10.58)

### Table 16-17. PGA3 gain settings

- 0	PGA3_OFFSET[6:0]	PGA3 Offset GDoff <sub>3</sub> (V/V)	
	0000000	0	
	0000001	+1/12(=+0.083)	
	0000010	+2/12	
	0010000	+16/12	
	0100000	+32/12	
	0111111	+63/12(=+5.25)	
	100000	0	
	1000001	-1/12(=-0.083)	
	1000010	-2/12	
	1010000	-16/12	
	1100000	-32/12	
	1111111	-63/12(=-5.25)	

Table 16-18. PGA3 offset settings



# WIRELESS AND SENSING PRODUCTS

Finally, combining equations Eq. 5 to Eq. 7 for the three PGA stages, the input voltage  $V_{IN,ADC}$  of the ADC is related to  $V_{IN}$  by:

 $V_{IN ADC} = GD_{TOT} \cdot V_{IN} - GDoff_{TOT} \cdot V_{REF}$ (V) (Eq. 9)

where the total PGA gain is defined as:

 $GD_{TOT} = GD_3 \cdot GD_2 \cdot GD_1 \qquad (V/V) \qquad (Eq. 10)$ 

and the total PGA offset is:

$$GDoff_{TOT} = GDoff_3 + GD_3 \cdot GDoff_2$$
 (V/V)

## **16.7 ADC Characteristics**

The main performance characteristics of the ADC (resolution, conversion time, etc.) are determined by three programmable parameters:

(Eq. 11)

- sampling frequency f<sub>S</sub>,
- over-sampling ratio OSR, and
- number of elementary conversions N<sub>ELCONV</sub>.

The setting of these parameters and the resulting performances are described hereafter.

#### 16.7.1 Conversion Sequence

A conversion is started each time the bit **START** or the bit **DEF** is set. As depicted in Figure 16-5, a complete analog-to-digital conversion sequence is made of a set of  $N_{ELCONV}$  elementary incremental conversions and a final quantization step. Each elementary conversion is made of (OSR+1) sampling periods  $T_S$ =1/ $f_S$ , i.e.:

$$T_{FICONV} = (OSR + 1)/f_{s}$$
 (\$) (Eq. 12)

The result is the mean of the elementary conversion results. An important feature is that the elementary conversions are alternatively performed with the offset of the internal amplifiers contributing in one direction and the other to the output code. Thus, converter internal offset is eliminated if at least two elementary sequences are performed (i.e. if  $N_{ELCONV} \ge 2$ ). A few additional clock cycles are also required to initiate and end the conversion properly.



Figure 16-5. Analog-to-digital conversion sequence



INL (PGA1 disabled, PGA2 disabled, PGA3=10, set\_osr=7, set\_nelconv=3, VBAT=5V, Vref=5V, Vcommon=0V)



Figure 16-12. Integral non-linearity of the ADC and gain of 10 (PGA1 and PGA2 disabled, PGA3=10, reference voltage of 5V)



Figure 16-13. Integral non-linearity of the ADC and gain of 20 (PGA1 and PGA2=10, PGA3=2, reference voltage of 5V)

WIRELESS AND SENSING PRODUCTS

ИТЕСН





Figure 16-14. Integral non-linearity of the ADC and gain of 50 (PGA1 disabled, PGA2=10, PGA3=5, reference voltage of 5V)



Figure 16-15. Integral non-linearity of the ADC and gain of 100 (PGA1=10 and PGA3=10, PGA2 disabled, reference voltage of 5V)

### 16.8.3.2 Differential non-linearity

The differential non-linearity is generated by the ADC. The PGA does not add differential non-linearity. Figure 16-16 shows the differential non-linearity.

WIRELESS AND SENSING PRODUCTS

EMTECH







Figure 16-22. Quiescent current consumption vs. supply voltage for different sampling frequencies



Figure 16-23. (a) Absolute and (b) relative change inquiescent current consumption vs. temperature



Supply	GAIN = 1	GAIN =5	GAIN = 10	GAIN = 20	GAIN =100	Unit
$V_{DD} = 5V$	79	78	100	99	97	dB
$V_{DD} = 3V$	72	79	90	90	86	dB

Table 16-29. PSRR (n = 16 bits,  $V_{IN} = V_{REF} = 2.5V$ ,  $f_s = 500$ kHz)

# 16.9 Application Hints

#### 16.9.1 Input Impedance

The PGAs of the acquisition chain employ switched-capacitor techniques. For this reason, while a conversion is done, the input impedance on the selected channel of the PGAs is inversely proportional to the sampling frequency  $f_s$  and to stage gain as given in equation 22.

$$Z_{in} \ge \frac{768 \cdot 10^9 \Omega H_Z}{f_s \cdot gain} \quad (Eq. 22)$$

The input impedance observed is the input impedance of the first PGA stage that is enabled or the input impedance of the ADC if all three stages are disabled.

PGA1 (with a gain of 10), PGA2 (with a gain of 10) and PGA3 (with a gain of 10) each have a minimum input impedance of  $150k\Omega$  at  $f_s = 512kHz$  (see Specification Table). Larger input impedance can be obtained by reducing the gain and/or by reducing the sampling frequency. Therefor, with a gain of 1 and a sampling frequency of 100kHz,  $Z_{in} > 7.6M\Omega$ .

The input impedance on channels that are not selected is very high (>100M $\Omega$ ).

#### 16.9.2 PGA Settling or Input Channel Modifications

PGAs are reset after each writing operation to registers <u>RegAcCfg1-5</u>. Similarly, input channels are switched after modifications of <u>AMUX[4:0]</u> or <u>VMUX</u>. To ensure precise conversion, the ADC must be started after a PGA or inputs common-mode stabilization delay. This is done by writing bit **START** several cycles after PGA settings modification or channel switching. Delay between PGA start or input channel switching and ADC start should be equivalent to *OSR* (between 8 and 1024) number of cycles. This delay does not apply to conversions made without the PGAs.

If the ADC is not settled within the specified period, there is most probably an input impedance problem (see previous section).

#### 16.9.3 PGA Gain & Offset, Linearity and Noise

Hereafter are a few design guidelines that should be taken into account when using the ZoomingADC™:

- 1) Keep in mind that increasing the overall PGA gain, or "zooming" coefficient, improves linearity but degrades noise performance.
- 2) Use the minimum number of PGA stages necessary to produce the desired gain ("zooming") and offset. Bypass unnecessary PGAs.
- 3) For high gains (>50), use PGA stage 1. For low gains (<50) use stages 2 and 3.
- 4) For the lowest noise, set the highest possible gain on the first (front) PGA stage used in the chain. For example, in an application where a gain of 20 is needed, set the gain of PGA2 to 10, set the gain of PGA3 to 2.



# 17.1 Features

- Generates a voltage that is higher or equal to the supply voltage.
- Can be easily enabled or disabled

# 17.2 Overview

The Vmult block generates a voltage (called "Vmult") that is higher or equal to the supply voltage. This output voltage is used in the acquisition chain.

The voltage multiplier should be on (bit **ENABLE** in <u>**RegVmultCfg0**</u>) when using the acquisition chain or analog properties of the Port B while VBAT is below 3V. If the multiplier is enabled, the external capacitor on the pin VMULT is mandatory.

The source clock of Vmult is selected by **FIN[1:0]** in <u>**RegVmultCfg0**</u>. It is strongly recommended to use the same settings as in the ADC.

# 17.3 Control register

There is only one register in the Vmult. Table 177-1 describes the bits in the register.

Pos.	RegVmultCfg0	rw	Reset	Function
2	Enable	rw	0	enable of the vmult
			resetsystem	'1' : enabled
				'0' : disabled
1-0	Fin	rw	0	system clock division factor
			resetsystem	'00':1/2,
				'01':1/4,
				'10' : 1/16,
				'11':1/64

Table 177-1. RegVmultCfg0

# 17.4 External component

When the multiplier is enabled, a capacitor has to be connected to the VMULT pin. If the multiplier is disabled, the pin may remain floating.

	Min.	Max.		Note
Capacitor on VMULT	1.0	3.0	nF	



# 18. Signal D/A (DAS)

18.1	Features	18-2
18.2	Overview of Signal DAC - The generic DAC	18-2
18.3	Registers Map	18-3
<b>18.4</b> 18.4.1 18.4.2 18.4.3	The D/A description What is a noise shaper ? Advantages/disadvantages D/A setup and resolution	<b>18-4</b> 18-4 18-4 18-5
18.5	Amplifier	18-7
<b>18.6</b> 18.6.1 18.6.2	Low pass filter First order low pass filter Second order low pass filter	<b>18-8</b> 18-8 18-9
<b>18.7</b> 18.7.1 18.7.2	<ul> <li>4-20mA loop</li> <li>2-wire loop with first order filtering</li> <li>2-wire loop with second order filtering</li> </ul>	<b>18-10</b> 18-10 18-12



4-20mA Voltage VBAT regulator V<sub>EXT</sub>+ -----XE88xx VBAT Roffset D С  $R_{f1}$ 0 DAS\_OUT n t А  $\mathsf{R}_{\mathsf{lim}}$ r 0 |  $V_{\rm f}$ DAS\_AI\_P + R<sub>lim1</sub> DAS\_AO amp  $C_{\text{fs}}$ Sensor DAS\_AI\_M VSS  $\mathsf{R}_{\mathsf{fs}}$ vss R<sub>f2</sub> Cf  $\mathsf{R}_{\mathsf{sense}}$ VEXT-• 4-20mA

Figure 18-6. 2-wire 4-20mA with second order filter and increased stability

Not Reven