



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?


"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	16
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	A/D 2x14b; D/A 1x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c22213-24pvi

CY8C22x13 Final Data Sheet PSoC™ Overview

Analog blocks are provided in columns of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks. The number of blocks is dependant on the device family which is detailed in the table titled "PSoC Device Characteristics" on page 3.



Analog System Block Diagram

### Additional System Resources

System Resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include a decimator, low voltage detection, and power on reset. Brief statements describing the merits of each system resource are presented below.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of Delta Sigma ADCs.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3 voltage reference provides an absolute reference for the analog system, including ADCs and DACs.

#### **PSoC Device Characteristics**

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 3 analog blocks. The following table lists the resources available for specific PSoC device groups.

**PSoC Device Characteristics** 

PSoC Part Number	Digital IO	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks
CY8C29x66	up to 64	4	16	12	4	4	12
CY8C27x66	up to 44	2	8	12	4	4	12
CY8C27x43	up to 44	2	8	12	4	4	12
CY8C24x23	up to 24	1	4	12	2	2	6
CY8C22x13	up to 16	1	4	8	1	1	3

CY8C22x13 Final Data Sheet PSoC™ Overview

## **Getting Started**

The quickest path to understanding the PSoC silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications. For in-depth information, along with detailed programming information, reference the  $PSoC^{TM}$  Mixed Signal Array Technical Reference Manual.

For up-to-date Ordering, Packaging, and Electrical Specification information, reference the latest PSoC device data sheets on the web at http://www.cypress.com/psoc.

### **Development Kits**

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store at <a href="http://www.onfulfillment.com/cypressstore/">http://www.onfulfillment.com/cypressstore/</a> contains development kits, C compilers, and all accessories for PSoC development. Click on *PSoC (Programmable System-on-Chip)* to view a current list of available items.

## Tele-Training

Free PSoC "Tele-training" is available for beginners and taught by a live marketing or application engineer over the phone. Five training classes are available to accelerate the learning curve including introduction, designing, debugging, advanced design, advanced analog, as well as application-specific classes covering topics like PSoC and the LIN bus. For days and times of the tele-training, see <a href="http://www.cypress.com/support/training.cfm">http://www.cypress.com/support/training.cfm</a>.

#### Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant, go to the following Cypress support web site: http://www.cypress.com/support/cypros.cfm.

#### **Technical Support**

PSoC application engineers take pride in fast and accurate response. They can be reached with a 4-hour guaranteed response at http://www.cypress.com/support/login.cfm.

## Application Notes


A long list of application notes will assist you in every aspect of your design effort. To locate the PSoC application notes, go to http://www.cypress.com/design/results.cfm.

## **Development Tools**

The Cypress MicroSystems PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows 98, Windows NT 4.0, Windows 2000, Windows Millennium (Me), or Windows XP. (Reference the PSoC Designer Functional Flow diagram below.)

PSoC Designer helps the customer to select an operating configuration for the PSoC, write application code that uses the PSoC, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the CPUs.

PSoC Designer also supports a high-level C language compiler developed specifically for the devices in the family.



**PSoC Designer Subsystems** 

CY8C22x13 Final Data Sheet PSoC™ Overview

# User Modules and the PSoC Development Process

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. Each block has several registers that determine its function and connectivity to other blocks, multiplexers, buses, and to the IO pins. Iterative development cycles permit you to adapt the hardware as well as the software. This substantially lowers the risk of having to select a different part to meet the final design requirements.


To speed the development process, the PSoC Designer Integrated Development Environment (IDE) provides a library of pre-built, pre-tested hardware peripheral functions, called "User Modules." User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties. The standard User Module library contains over 50 common peripherals such as ADCs, DACs Timers, Counters, UARTs, and other not-so common peripherals such as DTMF Generators and Bi-Quad analog filter sections.

Each user module establishes the basic register settings that implement the selected function. It also provides parameters that allow you to tailor its precise configuration to your particular application. For example, a Pulse Width Modulator User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. User modules also provide tested software to cut your development time. The user module application programming interface (API) provides highlevel functions to control and respond to hardware events at run-time. The API also provides optional interrupt service routines that you can adapt as needed.

The API functions are documented in user module data sheets that are viewed directly in the PSoC Designer IDE. These data sheets explain the internal operation of the user module and provide performance specifications. Each data sheet describes the use of each user module parameter and documents the setting of each register controlled by the user module.

The development process starts when you open a new project and bring up the Device Editor, a pictorial environment (GUI) for configuring the hardware. You pick the user modules you need for your project and map them onto the PSoC blocks with point-and-click simplicity. Next, you build signal chains by interconnecting user modules to each other and the IO pins. At this stage, you also configure the clock source connections and enter parameter values directly or by selecting values from drop-down menus. When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures

the device to your specification and provides the high-level user module API functions.



**User Modules and Development Process Flow Chart** 

The next step is to write your main program, and any sub-routines using PSoC Designer's Application Editor subsystem. The Application Editor includes a Project Manager that allows you to open the project source code files (including all generated code files) from a hierarchal view. The source code editor provides syntax coloring and advanced edit features for both C and assembly language. File search capabilities include simple string searches and recursive "grep-style" patterns. A single mouse click invokes the Build Manager. It employs a professional-strength "makefile" system to automatically analyze all file dependencies and run the compiler and assembler as necessary. Project-level options control optimization strategies used by the compiler and linker. Syntax errors are displayed in a console window. Double clicking the error message takes you directly to the offending line of source code. When all is correct, the linker builds a ROM file image suitable for programming.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the ROM image to the In-Circuit Emulator (ICE) where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

# 1. Pin Information



This chapter describes, lists, and illustrates the CY8C22x13 PSoC device pins and pinout configurations.

#### 1.1 Pinouts

The CY8C22x13 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital IO. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO.


#### 1.1.1 8-Pin Part Pinout

Table 1-1. 8-Pin Part Pinout (PDIP, SOIC)

Pin	Ту	ре	Pin	Description				
No.	Digital	Analog	Name	Description				
1	Ю	10	P0[5]	Analog column mux input and column output.				
2	Ю	I	P0[3]	Analog column mux input.				
3	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SC				
4	Pov	Power Vs		Ground connection.				
5	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)				
6	Ю	I	P0[2]	Analog column mux input.				
7	Ю	I	P0[4]	Analog column mux input.				
8	Pov	wer	Vdd	Supply voltage.				

**LEGEND**: A = Analog, I = Input, and O = Output.

#### CY8C22113 8-Pin PSoC Device




#### 1.1.2 20-Pin Part Pinout

Table 1-2. 20-Pin Part Pinout (PDIP, SSOP, SOIC)

Pin	Ту	ре	Pin	Description
No.	Digital	Analog	Name	Description
1	Ю	1	P0[7]	Analog column mux input.
2	Ю	Ю	P0[5]	Analog column mux input and column output.
3	Ю	1	P0[3]	Analog column mux input.
4	Ю		P0[1]	Analog column mux input.
5	Po	wer	Vss	Ground connection.
6	Ю		P1[7]	I2C Serial Clock (SCL)
7	Ю		P1[5]	I2C Serial Data (SDA)
8	Ю		P1[3]	
9	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)
10	Po	wer	Vss	Ground connection.
11	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
12	Ю		P1[2]	
13	Ю		P1[4]	Optional External Clock Input (EXTCLK)
14	Ю		P1[6]	
15	Inj	out	XRES	Active high external reset with internal pull down.
16	Ю	I	P0[0]	Analog column mux input.
17	Ю	Į	P0[2]	Analog column mux input.
18	Ю	ı	P0[4]	Analog column mux input.
19	Ю	-	P0[6]	Analog column mux input.
20	Po	wer	Vdd	Supply voltage.

**LEGEND**: A = Analog, I = Input, and O = Output.

#### CY8C22213 20-Pin PSoC Device



CY8C22x13 Final Data Sheet 1. Pin Information


#### 1.1.3 32-Pin Part Pinout

Table 1-3. 32-Pin Part Pinout (MLF\*)

Pin	Ту	ре	Pin	Decorintion					
No.	Digital	Analog	Name	Description					
1			NC	No connection. Do not use.					
2			NC	No connection. Do not use.					
3			NC	No connection. Do not use.					
4			NC	No connection. Do not use.					
5	Po	wer	Vss	Ground connection.					
6	Po	wer	Vss	Ground connection.					
7	Ю		P1[7]	I2C Serial Clock (SCL)					
8	Ю		P1[5]	I2C Serial Data (SDA)					
9			NC	No connection. Do not use.					
10	Ю		P1[3]						
11	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)					
12	Po	wer	Vss	Ground connection.					
13	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)					
14	Ю		P1[2]						
15	Ю		P1[4]	Optional External Clock Input (EXTCLK)					
16			NC	No connection. Do not use.					
17	Ю		P1[6]						
18	Inj	out	XRES	Active high external reset with internal pull down.					
19			NC	No connection. Do not use.					
20			NC	No connection. Do not use.					
21			NC	No connection. Do not use.					
22			NC	No connection. Do not use.					
23	Ю	ı	P0[0]	Analog column mux input.					
24	Ю	I	P0[2]	Analog column mux input.					
25			NC	No connection. Do not use.					
26	Ю	ı	P0[4]	Analog column mux input.					
27	Ю	ı	P0[6]	Analog column mux input.					
28	Po	wer	Vdd	Supply voltage.					
29	Ю	I	P0[7]	Analog column mux input.					
30	Ю	Ю	P0[5]	Analog column mux input and column output.					
31	Ю	I	P0[3]	Analog column mux input.					
32	Ю	I	P0[1]	Analog column mux input.					

**LEGEND**: A = Analog, I = Input, and O = Output.

#### CY8C22213 PSoC Device



<sup>\*</sup> The MLF package has a center pad that must be connected to the same ground as the Vss pin.

CY8C22x13 Final Data Sheet 2. Register Reference

## Register Map Bank 0 Table: User Space

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
			Ф		SS	Ф		SS	Ф		SS
PRT0DR	00	RW		40			80			C0	
PRT0IE	01	RW		41			81			C1 C2	
PRT0GS PRT0DM2	02	RW RW					82				
PRT1DR	03	RW		43		ASD11CR0	83 84	RW		C3	
PRT1IE	05	RW		45		ASD11CR0 ASD11CR1	85	RW		C5	
PRT1GS	06	RW		46		ASD11CR1	86	RW		C6	
PRT1DM2	07	RW		47		ASD11CR3	87	RW		C7	
	08			48		7.02 110110	88			C8	
	09			49			89			C9	
	0A			4A			8A			CA	
	0B			4B			8B			СВ	
	0C			4C			8C			CC	
	0D			4D			8D			CD	
	0E			4E			8E			CE	
	0F			4F			8F			CF	
	10			50			90			D0	
	11			51			91			D1	
	12			52			92			D2	
	13			53			93			D3	
	14			54		ASC21CR0	94	RW		D4	
	15			55		ASC21CR1	95	RW	100, 050	D5	D
	16			56		ASC21CR2	96	RW	I2C_CFG	D6	RW
	17			57		ASC21CR3	97	RW	I2C_SCR	D7	#
	18			58			98		I2C_DR	D8	RW
	19			59			99		I2C_MSCR	D9	#
	1A 1B			5A 5B			9A 9B		INT_CLR0 INT_CLR1	DA DB	RW RW
	1C			5C			9C		INI_CLR1	DC	RVV
	1D			5D			9D		INT_CLR3	DD	RW
	1E			5E			9E		INT_MSK3	DE	RW
	1F			5F			9F		IIVI_WORS	DF	1200
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W		61			A1		INT_MSK1	E1	RW
DBB00DR2	22	RW		62			A2		INT_VC	E2	RC
DBB00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RC
DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68			A8			E8	
DCB02DR1	29	W		69			A9			E9	
DCB02DR2	2A	RW		6A			AA			EA	
DCB02CR0	2B	#		6B			AB			EB	
DCB03DR0	2C	#		6C			AC		<u> </u>	EC	
DCB03DR1	2D	W		6D			AD			ED	
DCB03DR2	2E 2F	RW #		6E 6F			AE AF			EE EF	
DCB03CR0	30	#		70		RDI0RI	B0	RW		F0	-
	31			71		RDI0SYN	B1	RW		F1	
	32			72		RDI0STN RDI0IS	B2	RW		F2	
	33			73		RDI0IS RDI0LT0	B3	RW		F3	
	34		ACB01CR3	74	RW	RDIOLT1	B4	RW		F4	
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW	Ī	F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	ЗА			7A			ВА			FA	
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD			FD	
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#
Plank fields a	ro Doco	mund on	d should not be	0.0000	eod _	# Access is bi	ongoifia				

# Access is bit specific.

CY8C22x13 Final Data Sheet 2. Register Reference

Register Map Bank 1 Table: Configuration Space

PRTODIAND   OI	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRTOICO   Q2   RW		_	RW					80				
PRTIOICI	PRT0DM1	01	RW		41			81			C1	
PRTIDMO												
PRTIOM   05	PRT0IC1	03	RW		43			83			C3	
PRTIICD							ASD11CR0	84				
PRT1IC1		05	RW		45		ASD11CR1	85	RW		C5	
08												
09	PRT1IC1		RW				ASD11CR3		RW			
OA		08			48			88			C8	
B												
OC												
DE												
OF												
OF												
10		0E									CE	
11					4F			8F			CF	
12												
13												
14											D2	
15		13			53					GDI_E_OU	D3	RW
16		14			54		ASC21CR0	94	RW		D4	
17	<u> </u>	15			55				RW		D5	
18		16			56		ASC21CR2	96	RW		D6	
19		17			57		ASC21CR3	97	RW		D7	
1A		18			58			98			D8	
18		19			59			99			D9	
1C		1A			5A			9A			DA	
1D		1B			5B			9B			DB	
1E		1C			5C			9C			DC	
1F		1D			5D			9D		OSC_GO_EN	DD	RW
1F		1E			5E			9E		OSC_CR4	DE	RW
DBBOOFN         20         RW         CLK_CR0         60         RW         A0         OSC_CR0         EO         RW           DBBOOIN         21         RW         CLK_CR1         61         RW         A1         OSC_CR2         E2         RW           DBBOOOU         22         RW         ABF_CR0         62         RW         A2         OSC_CR2         E2         RW           DBBO1FN         24         RW         64         A3         VLT_CR         E3         RW           DBB01IN         25         RW         65         A5         A5         E5         E5           DBB01OU         26         RW         AMD_CR1         66         RW         A6         E6         E5           DBB01OU         26         RW         AMD_CR1         66         RW         A6         E6         E5           DBB01OU         28         RW         A68         A8         IMO_TR         E8         W           DCB02IN         28         RW         68         A8         A8         IMO_TR         E8         W           DCB02OU         2A         RW         6A         AA         AB         ECO_TR		1F			5F			9F			DF	RW
DBB00OU         22         RW         ABF_CRO         62         RW         A2         OSC_CR2         E2         RW           23         63         63         A3         VLT_CR         E3         RW           DBB01FN         24         RW         64         A4         VLT_CMP         E4         R           DBB01FN         25         RW         65         A5         VLT_CMP         E4         R           DBB01FN         25         RW         66         RW         A6         VLT_CMP         E4         R           DBB01FU         26         RW         AMD_CR1         66         RW         A6         E5         E5           DBB01FU         26         RW         AMD_CR1         66         RW         A7         E7         E7           DCB02FN         28         RW         68         A8         A8         IMO_TR         E9         W           DCB02FN         29         RW         68         AA         AB         ECO_TR         E9         W           DCB03FN         20         RW         6C         AC         AC         EC         DC_TR         EB         W      <	DBB00FN	20	RW	CLK_CR0	60	RW		A0			E0	RW
DBB01FN	DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB01FN         24         RW         64         A4         VLT_CMP         E4         R           DBB01IN         25         RW         65         A5         A5         E5           DBB01OU         26         RW         AMD_CR1         66         RW         A6         E6           DCB02FN         28         RW         AB         A7         E7         DCB02FN         E8         W           DCB02IN         29         RW         69         A9         ILO_TR         E9         W           DCB02IN         29         RW         68         AA         AA         BDG_TR         EA         RW           DCB02OU         2A         RW         6A         AA         AB         ECO_TR         EB         W           DCB03FN         2C         RW         6C         AC         AC         EC         EA         RW           DCB03IN         2D         RW         6E         AE         AE         EE         EE         EE         EE         EE         EE         EE         EE         EE         EF         AE         EF         AE         EE         EE         EE         EE         EE<	DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
DBB01IN         25         RW         AMD_CR1         66         RW         A6         E5           DBB01OU         26         RW         AMD_CR1         66         RW         A6         E6           27         ALT_CR0         67         RW         A7         E7           DCB02FN         28         RW         68         A8         IMO_TR         E8         W           DCB02IN         29         RW         69         A9         ILO_TR         E9         W           DCB02OU         2A         RW         6A         AA         AA         BDG_TR         EA         RW           DCB03FN         2C         RW         6C         AC         AC         EC         EC           DCB03IN         2D         RW         6E         AB         ECO_TR         EB         W           DCB03OU         2E         RW         6E         AE         AE         EE         EC           DCB03OU         2E         RW         6E         AF         AF         EF         EF           33         1         71         RDIORI         BO         RW         FO         EF <t< td=""><td></td><td>23</td><td></td><td></td><td>63</td><td></td><td></td><td>A3</td><td></td><td>VLT_CR</td><td>E3</td><td>RW</td></t<>		23			63			A3		VLT_CR	E3	RW
DBB01OU         26         RW         AMD_CR1         66         RW         A6         E6           27         ALT_CR0         67         RW         A7         E7           DCB02FN         28         RW         68         A8         IMO_TR         E8         W           DCB02IN         29         RW         69         A9         ILO_TR         E9         W           DCB02OU         2A         RW         6A         AA         AB         ECO_TR         EB         W           DCB03FN         2C         RW         6C         AC         AC         EC         EC           DCB03IN         2D         RW         6D         AD         AD         ED         ED           DCB03OU         2E         RW         6E         AE         AE         EE         EE           2F         6F         6F         AF         AF         EF         AF         EF         AF         EF         AF         AF         EF         AF         AF         BR         AF         AF         EF         AF         AF         AF         EF         AF         AF         AF         AF         AF         <	DBB01FN	24	RW		64			A4		VLT_CMP	E4	R
27	DBB01IN	25	RW		65			A5			E5	
DCB02FN         28         RW         68         A8         IMO_TR         E8         W           DCB02IN         29         RW         69         A9         ILO_TR         E9         W           DCB02OU         2A         RW         6A         AA         BDG_TR         EA         RW           DCB03FN         2C         RW         6C         AC         EC         EC         DCB03IN         DCB03IN         2D         RW         6D         AD         ED         DCB03IN         ED         DCB03IN         DCB03IN         DCB03IN         ED         ED         DCB03IN         ED         ED         DCB03IN         ED	DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	
DCB02IN   29		27		ALT_CR0	67	RW		A7			E7	
DCB02IN   29	DCB02FN	28	RW		68			A8		IMO_TR	E8	W
DCB02OU         2A         RW         6A         AA         BDG_TR         EA         RW           2B         6B         6B         AB         ECO_TR         EB         W           DCB03FN         2C         RW         6C         AC         AC         EC         EC           DCB03IN         2D         RW         6D         AD         ED         ED         ED           DCB03OU         2E         RW         6E         AE         AE         EE         EA         EE           2F         6F         AF         AF         EF         EF         EA         EF         EA         EB         CPU_FR         FA         FB         FB         <	DCB02IN	29	RW		69			A9		ILO_TR	E9	W
DCB03FN         2C         RW         6C         AC         AC         EC           DCB03IN         2D         RW         6D         AD         ED           DCB03OU         2E         RW         6E         AE         EE           2F         6F         AF         AF         EF           30         70         RDIORI         BO         RW         FO           31         71         RDIOSYN         B1         RW         F1           32         72         RDIOIS         B2         RW         F2           33         73         RDIOLTO         B3         RW         F3           34         ACB01CR3         74         RW         RDIORO1         B4         RW         F4           35         ACB01CR0         75         RW         RDIORO0         B5         RW         F6           37         ACB01CR2         77         RW         RDIORO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         78         88         88         F8	DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
DCB03IN         2D         RW         6D         AD         AD         ED           DCB03OU         2E         RW         6E         AE         AE         EE           2F         6F         6F         AF         FE         FC           30         70         RDIORI         B0         RW         F0           31         71         RDIOSYN         B1         RW         F1           32         72         RDIOIS         B2         RW         F2           33         73         RDIOLTO         B3         RW         F3           34         ACB01CR3         74         RW         RDIORO1         B4         RW         F4           35         ACB01CR0         75         RW         RDIORO0         B5         RW         F5           36         ACB01CR1         76         RW         RDIORO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         78         B8         F8         F8           39         79         B9         F9         F9 <td></td> <td>2B</td> <td></td> <td></td> <td>6B</td> <td></td> <td></td> <td>AB</td> <td></td> <td>ECO_TR</td> <td>EB</td> <td>W</td>		2B			6B			AB		ECO_TR	EB	W
DCB03OU         2E         RW         6E         AE         AE         EE           2F         6F         6F         AF         EF           30         70         RDIORI         B0         RW         F0           31         71         RDIOSYN         B1         RW         F1           32         72         RDIOIS         B2         RW         F2           33         73         RDIOLTO         B3         RW         F3           34         ACB01CR3         74         RW         RDIORO1         B4         RW         F4           35         ACB01CR0         75         RW         RDIORO0         B5         RW         F5           36         ACB01CR1         76         RW         RDIORO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         79         89         9         F9           3A         7A         8B         8B         F8           39         79         8B         8B         F8           30         7C	DCB03FN	2C	RW		6C			AC			EC	
2F         6F         AF         EF           30         70         RDIORI         B0         RW         F0           31         71         RDIOSYN         B1         RW         F1           32         72         RDIOIS         B2         RW         F2           33         73         RDIOLTO         B3         RW         F3           34         ACB01CR3         74         RW         RDIORO1         B4         RW         F4           35         ACB01CR0         75         RW         RDIORO0         B5         RW         F5           36         ACB01CR1         76         RW         RDIORO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         B8         B8         F8           39         79         B9         F9           3A         7A         BA         BA         FA           3B         7B         BB         BB         FB           3C         7C         BC         FC         FC           3D         <	DCB03IN	2D	RW		6D			AD			ED	
30	DCB03OU	2E	RW		6E			AE			EE	
31         71         RDIOSYN         B1         RW         F1           32         72         RDIOIS         B2         RW         F2           33         73         RDIOLTO         B3         RW         F3           34         ACB01CR3         74         RW         RDIOLT1         B4         RW         F4           35         ACB01CR0         75         RW         RDIORO0         B5         RW         F5           36         ACB01CR1         76         RW         RDIORO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         B8         B8         F8           39         79         B9         F9         F9           3A         7A         BA         BA         FA           3B         7B         BB         BB         FB           3C         7C         BC         FC           3D         7D         BD         FD		2F			6F			AF			EF	
32       72       RDIOIS       B2       RW       F2         33       73       RDIOLTO       B3       RW       F3         34       ACB01CR3       74       RW       RDIOLT1       B4       RW       F4         35       ACB01CR0       75       RW       RDIOROO       B5       RW       F5         36       ACB01CR1       76       RW       RDIORO1       B6       RW       F6         37       ACB01CR2       77       RW       B7       CPU_F       F7       RL         38       78       B8       B8       F8         39       79       B9       B9       F9         3A       7A       BA       BA       FA         3B       7B       BB       BB       FB         3C       7C       BC       FC       FC         3D       7D       BD       FD       FD         3E       FD       FD       FB       FB       FD		30			70		RDI0RI	B0	RW		F0	
32       72       RDIOIS       B2       RW       F2         33       73       RDIOLTO       B3       RW       F3         34       ACB01CR3       74       RW       RDIOLT1       B4       RW       F4         35       ACB01CR0       75       RW       RDIOROO       B5       RW       F5         36       ACB01CR1       76       RW       RDIORO1       B6       RW       F6         37       ACB01CR2       77       RW       B7       CPU_F       F7       RL         38       78       B8       B8       F8         39       79       B9       B9       F9         3A       7A       BA       BA       FA         3B       7B       BB       BB       FB         3C       7C       BC       FC       FC         3D       7D       BD       FD       FD         3E       FD       FD       FB       FB       FD		31			71		RDI0SYN	B1	RW		F1	
34       ACB01CR3       74       RW       RDIOLT1       B4       RW       F4         35       ACB01CR0       75       RW       RDIORO0       B5       RW       F5         36       ACB01CR1       76       RW       RDIORO1       B6       RW       F6         37       ACB01CR2       77       RW       B7       CPU_F       F7       RL         38       78       B8       B8       F8         39       79       B9       F9         3A       7A       BA       BA       FA         3B       7B       BB       BB       FB         3C       7C       BC       FC         3D       7D       BD       BD       FD         3E       7E       BE       CPU_SCR1       FE       #		32			72		RDI0IS	B2	RW		F2	
35         ACB01CR0         75         RW         RDI0RO0         B5         RW         F5           36         ACB01CR1         76         RW         RDI0RO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         B8         B8         F8           39         79         B9         F9           3A         7A         BA         BA         FA           3B         7B         BB         BB         FB           3C         7C         BC         FC         FC           3D         7D         BD         BD         FD         FD           3E         7E         BE         CPU_SCR1         FE         #		33			73			В3	RW			
35         ACB01CR0         75         RW         RDI0RO0         B5         RW         F5           36         ACB01CR1         76         RW         RDI0RO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         B8         B8         F8           39         79         B9         F9           3A         7A         BA         BA         FA           3B         7B         BB         BB         FB           3C         7C         BC         FC         FC           3D         7D         BD         BD         FD         FD           3E         7E         BE         CPU_SCR1         FE         #		34		ACB01CR3	74	RW		B4	RW		F4	
36         ACB01CR1         76         RW         RDIORO1         B6         RW         F6           37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         B8         F8         F8           39         79         B9         F9         F9           3A         7A         BA         FA         FA           3B         7B         BB         BB         FB           3C         7C         BC         FC         FC           3D         7D         BD         FD         FD           3E         7E         BE         CPU_SCR1         FE         #		35			75	RW		B5	RW		F5	
37         ACB01CR2         77         RW         B7         CPU_F         F7         RL           38         78         B8         F8           39         79         B9         F9           3A         7A         BA         FA           3B         7B         BB         BB         FB           3C         7C         BC         FC           3D         7D         BD         FD           3E         7E         BE         CPU_SCR1         FE         #		_	1			RW		_	RW			1
38     78     B8     F8       39     79     B9     F9       3A     7A     BA     FA       3B     7B     BB     FB       3C     7C     BC     FC       3D     7D     BD     FD       3E     7E     BE     CPU_SCR1     FE     #						RW		B7		CPU_F		RL
39     79     B9     F9       3A     7A     BA     FA       3B     7B     BB     FB       3C     7C     BC     FC       3D     7D     BD     FD       3E     7E     BE     CPU_SCR1     FE     #		38			78			B8			F8	
3B     7B     BB     FB       3C     7C     BC     FC       3D     7D     BD     FD       3E     7E     BE     CPU_SCR1     FE     #			1			1						1
3B     7B     BB     FB       3C     7C     BC     FC       3D     7D     BD     FD       3E     7E     BE     CPU_SCR1     FE     #					7A				1			1
3C         7C         BC         FC           3D         7D         BD         FD           3E         7E         BE         CPU_SCR1         FE         #									1			1
3D			<u> </u>			1						1
3E 7E BE CPU_SCR1 FE #												
										CPU_SCR1		#
			1							_		

Blank fields are Reserved and should not be accessed.

# Access is bit specific.

## 3.3.3 DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only or unless otherwise specified.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Cap PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 3-6. 5V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input Offset Voltage (absolute value) Low Power	-	1.6	10	mV	
	Input Offset Voltage (absolute value) Mid Power	-	1.3	8	mV	
	Input Offset Voltage (absolute value) High Power	-	1.2	7.5	mV	
TCV <sub>OSOA</sub>	Average Input Offset Voltage Drift	-	7.0	35.0	μV/°C	
I <sub>EBOA</sub>	Input Leakage Current (Port 0 Analog Pins)	-	20	-	pA	Gross tested to 1 μA.
C <sub>INOA</sub>	Input Capacitance (Port 0 Analog Pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
V <sub>CMOA</sub>	Common Mode Voltage Range	0.0	_	Vdd	٧	The common-mode input voltage range is mea-
	Common Mode Voltage Range (high power or high opamp bias)	0.5	-	Vdd - 0.5		sured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G <sub>OLOA</sub>	Open Loop Gain		-	-	dB	Specification is applicable at high power. For all
	Power = Low	60				other bias modes (except high power, high opamp bias), minimum is 60 dB.
	Power = Medium	60				opamp bias), minimum is 60 db.
	Power = High	80				
V <sub>OHIGHOA</sub>	High Output Voltage Swing (worst case internal load)					
	Power = Low	Vdd - 0.2	_	_	V	
	Power = Medium	Vdd - 0.2	_	-	V	
	Power = High	Vdd - 0.5	_	_	V	
V <sub>OLOWOA</sub>	Low Output Voltage Swing (worst case internal load)					
	Power = Low	-	-	0.2	V	
	Power = Medium	-	_	0.2	V	
	Power = High	-	-	0.5	V	
I <sub>SOA</sub>	Supply Current (including associated AGND buffer)					
	Power = Low	-	150	200	μΑ	
	Power = Low, Opamp Bias = High	-	300	400	μΑ	
	Power = Medium	-	600	800	μΑ	
	Power = Medium, Opamp Bias = High	_	1200	1600	μΑ	
	Power = High	_	2400	3200	μΑ	
	Power = High, Opamp Bias = High	-	4600	6400	μΑ	
PSRR <sub>OA</sub>	Supply Voltage Rejection Ratio	60	_	_	dB	

## 3.3.4 DC Analog Output Buffer Specifications

Table 3-8. 5V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOB</sub>	Input Offset Voltage (Absolute Value)	-	3	12	mV	
TCV <sub>OSOB</sub>	Average Input Offset Voltage Drift	-	+6	-	μV/°C	
V <sub>CMOB</sub>	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R <sub>OUTOB</sub>	Output Resistance					
	Power = Low	_	1	_	Ω	
	Power = High	_	1	_	Ω	
V <sub>OHIGHOB</sub>	High Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	0.5 x Vdd + 1.1 0.5 x Vdd + 1.1		  -  -	V V	
V <sub>OLOWOB</sub>	Low Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	-	-	0.5 x Vdd - 1.3 0.5 x Vdd - 1.3	V V	
I <sub>SOB</sub>	Supply Current Including Bias Cell (No Load) Power = Low Power = High	  -  -	1.1 2.6	5.1 8.8	mA mA	
PSRR <sub>OB</sub>	Supply Voltage Rejection Ratio	60	-	_	dB	

Table 3-9. 3.3V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOB</sub>	Input Offset Voltage (Absolute Value)	_	3	12	mV	
TCV <sub>OSOB</sub>	Average Input Offset Voltage Drift	_	+6	-	μV/°C	
V <sub>CMOB</sub>	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R <sub>OUTOB</sub>	Output Resistance					
	Power = Low	_	1	_	Ω	
	Power = High	_	1	_	Ω	
V <sub>OHIGHOB</sub>	High Output Voltage Swing (Load = 1K ohms to Vdd/2)					
	Power = Low	0.5 x Vdd + 1.0	_	_	V	
	Power = High	0.5 x Vdd + 1.0	_	_	V	
V <sub>OLOWOB</sub>	Low Output Voltage Swing (Load = 1K ohms to Vdd/2)					
	Power = Low	_	_	0.5 x Vdd - 1.0	V	
	Power = High	_	-	0.5 x Vdd - 1.0	V	
I <sub>SOB</sub>	Supply Current Including Bias Cell (No Load)					
	Power = Low		0.8	2.0	mA	
	Power = High	_	2.0	4.3	mA	
PSRR <sub>OB</sub>	Supply Voltage Rejection Ratio	50	-	-	dB	

### 3.3.5 DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only or unless otherwise specified.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block.

Table 3-10. 5V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units
-	$AGND = Vdd/2^{a}$				
	CT Block Power = High	Vdd/2 - 0.043	Vdd/2 - 0.025	Vdd/2 + 0.003	٧

a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is  $1.3V \pm 2\%$ .

#### Table 3-11. 3.3V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units
-	AGND = Vdd/2 <sup>a</sup>				
	CT Block Power = High	Vdd/2 - 0.037	Vdd/2 - 0.020	Vdd/2 + 0.002	V

a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is 1.3V  $\pm$  2%

### 3.3.6 DC Analog PSoC Block Specifications

Table 3-12. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>CT</sub>	Resistor Unit Value (Continuous Time)	-	12.24	_	kΩ	
C <sub>SC</sub>	Capacitor Unit Value (Switch Cap)	_	80	-	fF	

## 3.3.7 DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only or unless otherwise specified.

**Note** The bits PORLEV and VM in the table below refer to bits in the VLT\_CR register. See the *PSoC Mixed Signal Array Technical Reference Manual* for more information on the VLT\_CR register.

Table 3-13. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
	Vdd Value for PPOR Trip (positive ramp)					
$V_{PPOR0R}$	PORLEV[1:0] = 00b		2.908		V	
$V_{PPOR1R}$	PORLEV[1:0] = 01b	-	4.394	_	V	
$V_{PPOR2R}$	PORLEV[1:0] = 10b		4.548		V	
	Vdd Value for PPOR Trip (negative ramp)					
V <sub>PPOR0</sub>	PORLEV[1:0] = 00b		2.816		V	
$V_{PPOR1}$	PORLEV[1:0] = 01b	_	4.394	_	V	
$V_{PPOR2}$	PORLEV[1:0] = 10b		4.548		V	
	PPOR Hysteresis					
$V_{PH0}$	PORLEV[1:0] = 00b	_	92	_	mV	
$V_{PH1}$	PORLEV[1:0] = 01b	-	0	_	mV	
$V_{PH2}$	PORLEV[1:0] = 10b	_	0	_	mV	
	Vdd Value for LVD Trip					
$V_{LVD0}$	VM[2:0] = 000b	2.863	2.921	2.979 <sup>a</sup>	V	
$V_{LVD1}$	VM[2:0] = 001b	2.963	3.023	3.083	V	
$V_{LVD2}$	VM[2:0] = 010b	3.070	3.133	3.196	V	
$V_{LVD3}$	VM[2:0] = 011b	3.920	4.00	4.080	V	
$V_{LVD4}$	VM[2:0] = 100b	4.393	4.483	4.573	V	
$V_{LVD5}$	VM[2:0] = 101b	4.550	4.643	4.736 <sup>b</sup>	V	
$V_{LVD6}$	VM[2:0] = 110b	4.632	4.727	4.822	V	
$V_{LVD7}$	VM[2:0] = 111b	4.718	4.814	4.910	V	

a. Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.

b. Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.

## 3.4 AC Electrical Characteristics

## 3.4.1 AC Chip-Level Specifications

Table 3-15. AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>IMO</sub>	Internal Main Oscillator Frequency	23.4	24	24.6 <sup>a</sup>	MHz	Trimmed. Utilizing factory trim values.
F <sub>CPU1</sub>	CPU Frequency (5V Nominal)	0.93	24	24.6 <sup>a,b</sup>	MHz	
F <sub>CPU2</sub>	CPU Frequency (3.3V Nominal)	0.93	12	12.3 <sup>b,c</sup>	MHz	
F <sub>48M</sub>	Digital PSoC Block Frequency	0	48	49.2 <sup>a,b,d</sup>	MHz	Refer to the AC Digital Block Specifications below.
F <sub>24M</sub>	Digital PSoC Block Frequency	0	24	24.6 <sup>b,e,d</sup>	MHz	
F <sub>32K1</sub>	Internal Low Speed Oscillator Frequency	15	32	64	kHz	
F <sub>32K2</sub>	External Crystal Oscillator	-	32.768	-	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F <sub>PLL</sub>	PLL Frequency	-	23.986	-	MHz	Is a multiple (x732) of crystal frequency.
Jitter24M2	24 MHz Period Jitter (PLL)	-	-	600	ps	
T <sub>PLLSLEW</sub>	PLL Lock Time	0.5	-	10	ms	
T <sub>PLLSLEWS</sub> - LOW	PLL Lock Time for Low Gain Setting	0.5	-	50	ms	
T <sub>OS</sub>	External Crystal Oscillator Startup to 1%	-	1700	2620	ms	
T <sub>OSACC</sub>	External Crystal Oscillator Startup to 100 ppm	-	2800	3800 <sup>f</sup>	ms	
Jitter32k	32 kHz Period Jitter	-	100		ns	
T <sub>XRST</sub>	External Reset Pulse Width	10	-	-	μs	
DC24M	24 MHz Duty Cycle	40	50	60	%	
Step24M	24 MHz Trim Step Size	-	50	-	kHz	
Fout48M	48 MHz Output Frequency	46.8	48.0	49.2 <sup>a,c</sup>	MHz	Trimmed. Utilizing factory trim values.
Jitter24M1	24 MHz Period Jitter (IMO)	-	600		ps	
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	-	-	12.3	MHz	
T <sub>RAMP</sub>	Supply Ramp Time	0	-	-	μs	

- $a. \quad 4.75 V < V dd < 5.25 V.$
- b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.
- c. 3.0V < Vdd < 3.6V. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.
- d. See the individual user module data sheets for information on maximum frequencies for user modules.
- e. 3.0V < 5.25V.
- f. The crystal oscillator frequency is within 100 ppm of its final value by the end of the  $T_{osacc}$  period. Correct operation assumes a properly loaded 1 uW maximum drive level 32.768 kHz crystal.  $3.0V \le V$ dd  $\le 5.5V$ , -40  $^{\circ}$ C  $\le T_A \le 85$   $^{\circ}$ C.




Figure 3-2. PLL Lock Timing Diagram

## 3.4.3 AC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only or unless otherwise specified.

Note Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Table 3-17. 5V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROA</sub>	Rising Settling Time from 80% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain)					Specification maximums for low power and high opamp bias, medium power, and
	Power = Low	_	_	3.9	μs	medium power and high opamp bias levels
	Power = Low, Opamp Bias = High	_		5.5	μs	are between low and high power levels.
	Power = Medium	_			μs	
	Power = Medium, Opamp Bias = High			0.72	μs	
	Power = High	<u> </u>	_	0.72	μs μs	
	Power = High, Opamp Bias = High	_		0.62	μs μs	
T <sub>SOA</sub>	Falling Settling Time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)			0.02	μο	Specification maximums for low power and high opamp bias, medium power, and
	Power = Low	_	_	5.9	μs	medium power and high opamp bias levels
	Power = Low, Opamp Bias = High	_		0.0	μs	are between low and high power levels.
	Power = Medium	_			μs	
	Power = Medium, Opamp Bias = High	_	_	0.92	μs	
	Power = High	_		0.02	μς	
	Power = High, Opamp Bias = High	_	_	0.72	μs	
SR <sub>ROA</sub>	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)			0.72	μο	Specification minimums for low power and
O. ROA	Power = Low	0.15	_		V/μs	high opamp bias, medium power, and
	Power = Low, Opamp Bias = High	0.10			V/μs	medium power and high power levels
	Power = Medium				V/μs	are between low and high power levels.
	Power = Medium, Opamp Bias = High	1.7	_		V/µs	
	Power = High				V/μs	
	Power = High, Opamp Bias = High	6.5	_		V/μs	
SR <sub>FOA</sub>	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)					Specification minimums for low power and
FOA	Power = Low	0.01	_		V/µs	high opamp bias, medium power, and
	Power = Low, Opamp Bias = High				V/μs	medium power and high opamp bias levels are between low and high power levels.
	Power = Medium				V/μs	are between low and high power levels.
	Power = Medium, Opamp Bias = High	0.5	_		V/μs	
	Power = High				V/μs	
	Power = High, Opamp Bias = High	4.0	_		V/μs	
BW <sub>OA</sub>	Gain Bandwidth Product					Specification minimums for low power and
071	Power = Low	0.75	_		MHz	high opamp bias, medium power, and
	Power = Low, Opamp Bias = High				MHz	medium power and high opamp bias levels are between low and high power levels.
	Power = Medium				MHz	and sections and man power levels.
	Power = Medium, Opamp Bias = High	3.1	_		MHz	
	Power = High				MHz	
	Power = High, Opamp Bias = High	5.4	_		MHz	
E <sub>NOA</sub>	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	_	200	_	nV/rt-Hz	

## 3.4.4 AC Digital Block Specifications

Table 3-19. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
Timer	Capture Pulse Width	50 <sup>a</sup>	-	-	ns	
	Maximum Frequency, No Capture	-	_	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, With Capture	-	-	24.6	MHz	
Counter	Enable Pulse Width	50 <sup>a</sup>	-	_	ns	
	Maximum Frequency, No Enable Input	-	_	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, Enable Input	-	-	24.6	MHz	
Dead Band	Kill Pulse Width:					
	Asynchronous Restart Mode	20	-	_	ns	
	Synchronous Restart Mode	50 <sup>a</sup>	-	-	ns	
	Disable Mode	50 <sup>a</sup>	-	-	ns	
	Maximum Frequency	-	_	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	-	_	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	-	_	24.6	MHz	
SPIM	Maximum Input Clock Frequency	_	-	8.2	MHz	
SPIS	Maximum Input Clock Frequency	-	_	4.1	ns	
	Width of SS_ Negated Between Transmissions	50 <sup>a</sup>	-		ns	
Transmitter	Maximum Input Clock Frequency	_	-	16.4	MHz	
Receiver	Maximum Input Clock Frequency	-	16	49.2	MHz	4.75V < Vdd < 5.25V.

a. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

### 3.4.6 AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only or unless otherwise specified.

Table 3-22. 5V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency	0	_	24.24	MHz	
-	High Period	20.6	_	-	ns	
_	Low Period	20.6	_	_	ns	
-	Power Up IMO to Switch	150	_	-	μs	

Table 3-23. 3.3V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU Clock divide by 1 <sup>a</sup>	0	_	12.12	MHz	
F <sub>OSCEXT</sub>	Frequency with CPU Clock divide by 2 or greater <sup>b</sup>	0	-	24.24	MHz	
-	High Period with CPU Clock divide by 1	41.7	_	_	ns	
-	Low Period with CPU Clock divide by 1	41.7	_	_	ns	
_	Power Up IMO to Switch	150	_	_	μs	

a. Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.

## 3.4.7 AC Programming Specifications

**Table 3-24. AC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>RSCLK</sub>	Rise Time of SCLK	1	_	20	ns	
T <sub>FSCLK</sub>	Fall Time of SCLK	1	_	20	ns	
T <sub>SSCLK</sub>	Data Set up Time to Falling Edge of SCLK	40	-	-	ns	
T <sub>HSCLK</sub>	Data Hold Time from Falling Edge of SCLK	40	-	-	ns	
F <sub>SCLK</sub>	Frequency of SCLK	0	_	8	MHz	
T <sub>ERASEB</sub>	Flash Erase Time (Block)	-	15	-	ms	
T <sub>WRITE</sub>	Flash Block Write Time	-	30	-	ms	
T <sub>DSCLK</sub>	Data Out Delay from Falling Edge of SCLK	_	-	45	ns	

b. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.

# 3.4.8 AC I<sup>2</sup>C Specifications

Table 3-25. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

		Standa	rd Mode	Fast	Mode		
Symbol	Description	Min	Max	Min	Max	Units	Notes
F <sub>SCLI2C</sub>	SCL Clock Frequency	0	100	0	400	kHz	
T <sub>HDSTAI2C</sub>	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	-	0.6	_	μs	
T <sub>LOWI2C</sub>	LOW Period of the SCL Clock	4.7	-	1.3	-	μs	
T <sub>HIGHI2C</sub>	HIGH Period of the SCL Clock	4.0	-	0.6	_	μs	
T <sub>SUSTAI2C</sub>	Set-up Time for a Repeated START Condition	4.7	-	0.6	_	μs	
T <sub>HDDATI2C</sub>	Data Hold Time	0	-	0	_	μs	
T <sub>SUDATI2C</sub>	Data Set-up Time	250	-	100 <sup>a</sup>	-	ns	
T <sub>SUSTOI2C</sub>	Set-up Time for STOP Condition	4.0	-	0.6	_	μs	
T <sub>BUFI2C</sub>	Bus Free Time Between a STOP and START Condition	4.7	-	1.3	_	μs	
T <sub>SPI2C</sub>	Pulse Width of spikes are suppressed by the input filter.	-	-	0	50	ns	

a. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t<sub>SU;DAT</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.




Figure 3-8. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus

# 4. Packaging Information



This chapter illustrates the packaging specifications for the CY8C22x13 PSoC device, along with the thermal impedances for each package and the typical package capacitance on crystal pins.

## 4.1 Packaging Dimensions




Figure 4-1. 8-Lead (300-Mil) PDIP




Figure 4-2. 8-Lead (150-Mil) SOIC




Figure 4-3. 20-Lead (300-Mil) Molded DIP




Figure 4-4. 20-Lead (210-Mil) SSOP




Figure 4-5. 20-Lead (300-Mil) Molded SOIC




Figure 4-6. 32-Lead (5x5 mm) MLF

## 4.2 Thermal Impedances

Table 4-1. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> *
8 PDIP	123 °C/W
8 SOIC	185 °C/W
20 PDIP	109 °C/W
20 SSOP	117 °C/W
20 SOIC	81 °C/W
32 MLF	22 °C/W

<sup>\*</sup> T  $_J$  = T  $_A$  + POWER x  $\theta_{JA}$ 

# 4.3 Capacitance on Crystal Pins

Table 4-2: Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
8 PDIP	2.8 pF
8 SOIC	2.0 pF
20 PDIP	3.0 pF
20 SSOP	2.6 pF
20 SOIC	2.5 pF
32 MLF	2.0 pF