# Infineon Technologies - <u>CY8C22213-24SI Datasheet</u>





#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	16
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	A/D 2x14b; D/A 1x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c22213-24si

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Analog blocks are provided in columns of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks. The number of blocks is dependant on the device family which is detailed in the table titled "PSoC Device Characteristics" on page 3.



Analog System Block Diagram

# Additional System Resources

System Resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include a decimator, low voltage detection, and power on reset. Brief statements describing the merits of each system resource are presented below.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of Delta Sigma ADCs.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3 voltage reference provides an absolute reference for the analog system, including ADCs and DACs.

# **PSoC Device Characteristics**

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 3 analog blocks. The following table lists the resources available for specific PSoC device groups.

PSoC Part Number	Digital IO	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks
CY8C29x66	up to 64	4	16	12	4	4	12
CY8C27x66	up to 44	2	8	12	4	4	12
CY8C27x43	up to 44	2	8	12	4	4	12
CY8C24x23	up to 24	1	4	12	2	2	6
CY8C22x13	up to 16	1	4	8	1	1	3

#### **PSoC Device Characteristics**

# PSoC Designer Software Subsystems

#### Device Editor

The Device Editor subsystem allows the user to select different onboard analog and digital components called user modules using the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows for changing configurations at run time.

PSoC Designer sets up power-on initialization tables for selected PSoC block configurations and creates source code for an application framework. The framework contains software to operate the selected components and, if the project uses more than one operating configuration, contains routines to switch between different sets of PSoC block configurations at run time. PSoC Designer can print out a configuration sheet for a given project configuration for use during application programming in conjunction with the Device Data Sheet. Once the framework is generated, the user can add application-specific code to flesh out the framework. It's also possible to change the selected components and regenerate the framework.

#### Design Browser

The Design Browser allows users to select and import preconfigured designs into the user's project. Users can easily browse a catalog of preconfigured designs to facilitate time-to-design. Examples provided in the tools include a 300-baud modem, LIN Bus master and slave, fan controller, and magnetic card reader.

#### Application Editor

In the Application Editor you can edit your C language and Assembly language source code. You can also assemble, compile, link, and build.

**Assembler.** The macro assembler allows the assembly code to be merged seamlessly with C code. The link libraries automatically use absolute addressing or can be compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compiler.** A C language compiler is available that supports Cypress MicroSystems' PSoC family devices. Even if you have never worked in the C language before, the product quickly allows you to create complete C programs for the PSoC family devices.

The embedded, optimizing C compiler provides all the features of C tailored to the PSoC architecture. It comes complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing the designer to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

## Hardware Tools

#### In-Circuit Emulator

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of the parallel or USB port. The base unit is universal and will operate with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.



**PSoC Development Tool Kit** 

# User Modules and the PSoC Development Process

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. Each block has several registers that determine its function and connectivity to other blocks, multiplexers, buses, and to the IO pins. Iterative development cycles permit you to adapt the hardware as well as the software. This substantially lowers the risk of having to select a different part to meet the final design requirements.

To speed the development process, the PSoC Designer Integrated Development Environment (IDE) provides a library of pre-built, pre-tested hardware peripheral functions, called "User Modules." User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties. The standard User Module library contains over 50 common peripherals such as ADCs, DACs Timers, Counters, UARTs, and other not-so common peripherals such as DTMF Generators and Bi-Quad analog filter sections.

Each user module establishes the basic register settings that implement the selected function. It also provides parameters that allow you to tailor its precise configuration to your particular application. For example, a Pulse Width Modulator User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. User modules also provide tested software to cut your development time. The user module application programming interface (API) provides highlevel functions to control and respond to hardware events at run-time. The API also provides optional interrupt service routines that you can adapt as needed.

The API functions are documented in user module data sheets that are viewed directly in the PSoC Designer IDE. These data sheets explain the internal operation of the user module and provide performance specifications. Each data sheet describes the use of each user module parameter and documents the setting of each register controlled by the user module.

The development process starts when you open a new project and bring up the Device Editor, a pictorial environment (GUI) for configuring the hardware. You pick the user modules you need for your project and map them onto the PSoC blocks with pointand-click simplicity. Next, you build signal chains by interconnecting user modules to each other and the IO pins. At this stage, you also configure the clock source connections and enter parameter values directly or by selecting values from drop-down menus. When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the high-level user module API functions.



#### **User Modules and Development Process Flow Chart**

The next step is to write your main program, and any sub-routines using PSoC Designer's Application Editor subsystem. The Application Editor includes a Project Manager that allows you to open the project source code files (including all generated code files) from a hierarchal view. The source code editor provides syntax coloring and advanced edit features for both C and assembly language. File search capabilities include simple string searches and recursive "grep-style" patterns. A single mouse click invokes the Build Manager. It employs a professional-strength "makefile" system to automatically analyze all file dependencies and run the compiler and assembler as necessary. Project-level options control optimization strategies used by the compiler and linker. Syntax errors are displayed in a console window. Double clicking the error message takes you directly to the offending line of source code. When all is correct, the linker builds a ROM file image suitable for programming.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the ROM image to the In-Circuit Emulator (ICE) where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



This chapter describes, lists, and illustrates the CY8C22x13 PSoC device pins and pinout configurations.

# 1.1 Pinouts

The CY8C22x13 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital IO. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO.

### 1.1.1 8-Pin Part Pinout

#### Table 1-1. 8-Pin Part Pinout (PDIP, SOIC)

Pin	Ту	ре	Pin	Description
No.	Digital	Analog	Name	Description
1	10	10	P0[5]	Analog column mux input and column output
2	10	I	P0[3]	Analog column mux input.
3	10		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL
4	Pov	Power		Ground connection.
5	IO		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
6	10	I	P0[2]	Analog column mux input.
7	10	I	P0[4]	Analog column mux input.
8	Pov	wer	Vdd	Supply voltage.

LEGEND: A = Analog, I = Input, and O = Output.



CY8C22113 8-Pin PSoC Device

# 1.1.2 20-Pin Part Pinout

#### Table 1-2. 20-Pin Part Pinout (PDIP, SSOP, SOIC)

Pin	Ту	ре	Pin	Description				
No.	Digital	Analog	Name	Description				
1	10	I	P0[7]	Analog column mux input.				
2	10	10	P0[5]	Analog column mux input and column output.				
3	10	I	P0[3]	Analog column mux input.				
4	10	-	P0[1]	Analog column mux input.				
5	Po	wer	Vss	Ground connection.				
6	10		P1[7]	I2C Serial Clock (SCL)				
7	10		P1[5]	I2C Serial Data (SDA)				
8	10		P1[3]					
9	10		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)				
10	Po	wer	Vss	Ground connection.				
11	IO		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)				
12	IO		P1[2]					
13	IO		P1[4]	Optional External Clock Input (EXTCLK)				
14	10		P1[6]					
15	Inj	out	XRES	Active high external reset with internal pull down.				
16	10	I	P0[0]	Analog column mux input.				
17	10	I	P0[2]	Analog column mux input.				
18	10	I	P0[4]	Analog column mux input.				
19	IO		P0[6]	Analog column mux input.				
20	Po	wer	Vdd	Supply voltage.				

**LEGEND**: A = Analog, I = Input, and O = Output.

#### CY8C22213 20-Pin PSoC Device

AI, P0[7] = AIO, P0[5] = AI, P0[3] = Vss I2C SCL, P1[7] = I2C SDA, P1[5] = P1[3] = I2C SCL, XTALin, P1[1] = Vss	1 2 3 4 5 6 7 8 9	PDIP 17 SSOP 16 SOIC 15 14 12 11	<ul> <li>Vdd</li> <li>P0[6], AI</li> <li>P0[2], AI</li> <li>P0[2], AI</li> <li>P0[2], AI</li> <li>XRES</li> <li>P1[6]</li> <li>P1[4], EXTCLK</li> <li>P1[2]</li> <li>P1[0] XTAI out, 12C, SDA</li> </ul>
VSS 🗖	10	11	P1[0], XTALout, I2C SDA

# 1.1.3 32-Pin Part Pinout

#### Table 1-3. 32-Pin Part Pinout (MLF\*)

Pin	Ту	pe	Pin	Description				
No.	Digital	Analog	Name	Description				
1			NC	No connection. Do not use.				
2				No connection. Do not use.				
3			NC	No connection. Do not use.				
4			NC	No connection. Do not use.				
5	Po	wer	Vss	Ground connection.				
6	Po	wer	Vss	Ground connection.				
7	10		P1[7]	I2C Serial Clock (SCL)				
8	10		P1[5]	I2C Serial Data (SDA)				
9			NC	No connection. Do not use.				
10	10		P1[3]					
11	10		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)				
12	Po	wer	Vss	Ground connection.				
13	IO		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)				
14	10		P1[2]					
15	10		P1[4]	Optional External Clock Input (EXTCLK)				
16			NC	No connection. Do not use.				
17	10		P1[6]					
18	In	put	XRES	Active high external reset with internal pull down.				
19			NC	No connection. Do not use.				
20			NC	No connection. Do not use.				
21			NC	No connection. Do not use.				
22			NC	No connection. Do not use.				
23	10	I	P0[0]	Analog column mux input.				
24	10	I	P0[2]	Analog column mux input.				
25			NC	No connection. Do not use.				
26	10	I	P0[4]	Analog column mux input.				
27	IO	I	P0[6]	Analog column mux input.				
28	Po	wer	Vdd	Supply voltage.				
29	IO	I	P0[7]	Analog column mux input.				
30	IO	IO	P0[5]	Analog column mux input and column output.				
31	IO	I	P0[3]	Analog column mux input.				
32	IO	I	P0[1]	Analog column mux input.				

#### CY8C22213 PSoC Device



**LEGEND**: A = Analog, I = Input, and O = Output.

\* The MLF package has a center pad that must be connected to the same ground as the Vss pin.

# 2. Register Reference



This chapter lists the registers of the CY8C22x13 PSoC device by way of mapping tables, in offset order. For detailed register information, reference the PSoC<sup>™</sup> Mixed Signal Array Technical Reference Manual.

# 2.1 Register Conventions

#### 2.1.1 Abbreviations Used

The register conventions specific to this section are listed in the following table.

Convention	Description					
RW	Read and write register or bit(s)					
R	Read register or bit(s)					
W	Write register or bit(s)					
L	Logical register or bit(s)					
С	Clearable register or bit(s)					
#	Access is bit specific					

# 2.2 Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is also referred to as IO space and is broken into two parts. The XOI bit in the Flag register determines which bank the user is currently in. When the XOI bit is set, the user is said to be in the "extended" address space or the "configuration" registers.

**Note** In the following register mapping tables, blank fields are Reserved and should not be accessed.

# Register Map Bank 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40			80			C0	
PRT0DM1	01	RW		41			81			C1	
PRT0IC0	02	RW		42			82			C2	
PRT0IC1	03	RW		43		10011000	83	DIA		C3	
PRT1DM0	04	RW		44		ASD11CR0	84	RW		C4	
PRT1DM1	05	RW		45		ASD11CR1	85	RW		05	
PRITICU	06	RW		46		ASD11CR2	86	RW		C6	
FRINCI	07	INVV		47		ASDITCKS	88	IX V V		C8	
	09			49			89			C9	
	0A			4A			8A			CA	
	0B			4B			8B			СВ	
	0C			4C			8C			CC	
	0D			4D			8D			CD	
	0E			4E			8E			CE	
	0F			4F			8F			CF	
	10			50			90		GDI_O_IN	D0	RW
	11			51			91		GDI_E_IN	D1	RW
	12			52			92		GDI_O_OU	D2	RW
	13			53		1000/050	93	514	GDI_E_OU	D3	RW
	14			54		ASC21CR0	94	RW		D4	
	15			55		ASC21CR1	95	RW		D5	
	16			50		ASC21CR2	96	RW		D6	
	17			58		ASCZICKS	97	RVV			
	10			59			90			D0 D9	
	14			5A			94			DA	
	1B			5B			9B			DB	
	1C			5C			9C			DC	
	1D			5D			9D		OSC_GO_EN	DD	RW
	1E			5E			9E		OSC_CR4	DE	RW
	1F			5F			9F		OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23			63			A3		VLT_CR	E3	RW
DBB01FN	24	RW		64			A4		VLT_CMP	E4	R
DBB01IN	25	RW		65	514/		A5			E5	
DBB0100	26	RW	AMD_CR1	66	RW		A6			E6	
DODODENI	27	DW	ALI_CR0	67	RW		A7			E/	14/
	28	RW		60			A8 A0			EO	VV VV
	29	RW RW		64			A9 44		BDG TR	E9 EA	RW
DCB0200	2R 2B	INVV		6B			ΔR		ECO TR	FR	W
DCB03EN	20	RW		6C			AC		200_11	FC	**
DCB03IN	2D	RW		6D			AD			ED	
DCB03OU	2E	RW		6E			AE			EE	
	2F			6F			AF			EF	
	30			70		RDIORI	B0	RW		F0	
	31			71		<b>RDI0SYN</b>	B1	RW		F1	
	32			72		RDI0IS	B2	RW		F2	
	33			73		RDI0LT0	B3	RW		F3	
	34		ACB01CR3	74	RW	RDIOLT1	B4	RW		F4	
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			в9 В9			F9 EA	$\vdash$
	3A 3B			78			DA BP			FR	┝───┤
	30			70			BC			FC	<u> </u>
	3D			70			BD			FD	┝──┤
	3F			7F			BF		CPU SCR1	FF	#
	3F			7F			BF		CPU_SCR0	FF	#

Blank fields are Reserved and should not be accessed.

**ssed.** # Access is bit specific.

# 3.1 Absolute Maximum Ratings

Table 3-2. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage Temperature	-55	-	+100	°C	Higher storage temperatures will reduce data retention time.
T <sub>A</sub>	Ambient Temperature with Power Applied	-40	-	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	-	+6.0	V	
V <sub>IO</sub>	DC Input Voltage	Vss - 0.5	-	Vdd + 0.5	V	
-	DC Voltage Applied to Tri-state	Vss - 0.5	-	Vdd + 0.5	V	
I <sub>MIO</sub>	Maximum Current into any Port Pin	-25	-	+50	mA	
I <sub>MAIO</sub>	Maximum Current into any Port Pin Configured as Analog Driver	-50	-	+50	mA	
-	Static Discharge Voltage	2000	-	-	V	
-	Latch-up Current	-	-	200	mA	

# 3.2 Operating Temperature

### Table 3-3. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>A</sub>	Ambient Temperature	-40	-	+85	°C	
TJ	Junction Temperature	-40	-	+100	°C	The temperature rise from ambient to junction is package specific. See "Thermal Impedances" on page 34. The user must limit the power consumption to comply with this requirement.

# **3.3 DC Electrical Characteristics**

### 3.3.1 DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Table 3-4.	DC Chi	ip-Level	Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	3.00	-	5.25	V	
I <sub>DD</sub>	Supply Current	-	5	8	mA	Conditions are Vdd = 5.0V, 25 °C, CPU = 3 MHz, 48 MHz disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz.
I <sub>DD3</sub>	Supply Current	-	3.3	6.0	mA	Conditions are Vdd = $3.3$ V, T <sub>A</sub> = $25 ^{\circ}$ C, CPU = $3$ MHz, 48 MHz = Disabled, VC1 = $1.5$ MHz, VC2 = $93.75$ kHz, VC3 = $93.75$ kHz.
I <sub>SB</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT. <sup>a</sup>	-	3	6.5	μA	Conditions are with internal slow speed oscillator, Vdd = 3.3V, -40 $^{\circ}$ C <= T <sub>A</sub> <= 55 $^{\circ}$ C.
I <sub>SBH</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT at high temperature. <sup>a</sup>	-	4	25	μΑ	Conditions are with internal slow speed oscillator, Vdd = $3.3V$ , 55 °C < T <sub>A</sub> <= 85 °C.
I <sub>SBXTL</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal. <sup>a</sup>	-	4	7.5	μA	Conditions are with properly loaded, 1 $\mu$ W max, 32.768 kHz crystal. Vdd = 3.3V, -40 $^{\circ}$ C <= T <sub>A</sub> <= 55 $^{\circ}$ C.
I <sub>SBXTLH</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal at high temperature. <sup>a</sup>	-	5	26	μΑ	Conditions are with properly loaded, 1 $\mu$ W max, 32.768 kHz crystal. Vdd = 3.3V, 55 °C < T <sub>A</sub> <= 85 °C.
V <sub>REF</sub>	Reference Voltage (Bandgap)	1.275	1.3	1.325	V	Trimmed for appropriate Vdd.

a. Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This should be compared with devices that have similar functions enabled.

# 3.3.2 DC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

#### Table 3-5. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull up Resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull down Resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High Output Level	Vdd - 1.0	-	-	V	IOH = 10 mA, Vdd = 4.75 to 5.25V (80 mA max- imum combined IOH budget)
V <sub>OL</sub>	Low Output Level	-	-	0.75	V	IOL = 25 mA, Vdd = 4.75 to 5.25V (150 mA maximum combined IOL budget)
V <sub>IL</sub>	Input Low Level	-	-	0.8	V	Vdd = 3.0 to 5.25
V <sub>IH</sub>	Input High Level	2.1	-		V	Vdd = 3.0 to 5.25
V <sub>H</sub>	Input Hysterisis	-	60	-	mV	
IIL	Input Leakage (Absolute Value)	-	1	-	nA	Gross tested to 1 µA.
C <sub>IN</sub>	Capacitive Load on Pins as Input	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.
C <sub>OUT</sub>	Capacitive Load on Pins as Output	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.

# 3.3.3 DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Cap PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5V at 25°C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input Offset Voltage (absolute value) Low Power	-	1.6	10	mV	
	Input Offset Voltage (absolute value) Mid Power	-	1.3	8	mV	
	Input Offset Voltage (absolute value) High Power	-	1.2	7.5	mV	
TCV <sub>OSOA</sub>	Average Input Offset Voltage Drift	-	7.0	35.0	μV/ºC	
I <sub>EBOA</sub>	Input Leakage Current (Port 0 Analog Pins)	-	20	-	pА	Gross tested to 1 µA.
CINOA	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
V <sub>CMOA</sub>	Common Mode Voltage Range Common Mode Voltage Range (high power or high opamp bias)	0.0 0.5	-	Vdd Vdd - 0.5	V	The common-mode input voltage range is mea- sured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G <sub>OLOA</sub>	Open Loop Gain Power = Low Power = Medium Power = High	60 60 80	-	-	dB	Specification is applicable at high power. For all other bias modes (except high power, high opamp bias), minimum is 60 dB.
V <sub>OHIGHOA</sub>	High Output Voltage Swing (worst case internal load) Power = Low Power = Medium	Vdd - 0.2 Vdd - 0.2	-	-	v v	
V <sub>OLOWOA</sub>	Power = High Low Output Voltage Swing (worst case internal load) Power = Low Power = Medium Power = High	Vdd - 0.5 - - -	- - -	- 0.2 0.2 0.5	V V V V	
I <sub>SOA</sub>	Supply Current (including associated AGND buffer) Power = Low Power = Low, Opamp Bias = High Power = Medium Power = Medium, Opamp Bias = High Power = High Power = High, Opamp Bias = High	- - - -	150 300 600 1200 2400 4600	200 400 800 1600 3200 6400	μΑ μΑ μΑ μΑ μΑ μΑ	
PSRR <sub>OA</sub>	Supply Voltage Rejection Ratio	60	-	-	dB	

Table 3-6. 5V DC Operational Amplifier Specifications

Table 3-7. 3.3V DC Operational Amplifier	Specifications
--	----------------

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input Offset Voltage (absolute value) Low Power	-	1.65	10	mV	
	Input Offset Voltage (absolute value) Mid Power	-	1.32	8	mV	
	High Power is 5 Volt Only					
TCV <sub>OSOA</sub>	Average Input Offset Voltage Drift	-	7.0	35.0	μV/ <sup>o</sup> C	
I <sub>EBOA</sub>	Input Leakage Current (Port 0 Analog Pins)	-	20	-	pА	Gross tested to 1 µA.
C <sub>INOA</sub>	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
V <sub>CMOA</sub>	Common Mode Voltage Range	0.2	_	Vdd - 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G <sub>OLOA</sub>	Open Loop Gain		-	-	dB	Specification is applicable at high power. For
	Power = Low	60				all other bias modes (except high power, high opamp bias), minimum is 60 dB.
	Power = Medium	60				
	Power = High	80				
V <sub>OHIGHOA</sub>	High Output Voltage Swing (worst case internal load)					
	Power = Low	Vdd - 0.2	-	-	V	
	Power = Medium	Vdd - 0.2	-	-	V	
	Power = High is 5V only	Vdd - 0.2	-	-	V	
V <sub>OLOWOA</sub>	Low Output Voltage Swing (worst case internal load)					
	Power = Low	-	-	0.2	V	
	Power = Medium	-	-	0.2	V	
	Power = High	-	-	0.2	V	
I <sub>SOA</sub>	Supply Current (including associated AGND buffer)					
	Power = Low	-	150	200	μΑ	
	Power = Low, Opamp Bias = High	-	300	400	μΑ	
	Power = Medium	-	600	800	μΑ	
	Power = Medium, Opamp Bias = High	-	1200	1600	μΑ	
	Power = High	-	2400	3200	μΑ	
	Power = High, Opamp Bias = High	-	4600	6400	μΑ	
PSRR <sub>OA</sub>	Supply Voltage Rejection Ratio	50	-	-	dB	

# 3.3.4 DC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOB</sub>	Input Offset Voltage (Absolute Value)	-	3	12	mV	
TCV <sub>OSOB</sub>	Average Input Offset Voltage Drift	-	+6	-	μV/°C	
V <sub>CMOB</sub>	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R <sub>OUTOB</sub>	Output Resistance					
	Power = Low	-	1	-	Ω	
	Power = High	-	1	-	Ω	
V <sub>OHIGHOB</sub>	High Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	0.5 x Vdd + 1.1 0.5 x Vdd + 1.1	-	-	V V	
V <sub>OLOWOB</sub>	Low Output Voltage Swing (Load = 32 ohms to Vdd/2)					
	Power = Low	-	-	0.5 x Vdd - 1.3	V	
	Power = High	-	-	0.5 x Vdd - 1.3	V	
I <sub>SOB</sub>	Supply Current Including Bias Cell (No Load)					
	Power = Low	-	1.1	5.1	mA	
	Power = High	-	2.6	8.8	mA	
PSRR <sub>OB</sub>	Supply Voltage Rejection Ratio	60	-	-	dB	

#### Table 3-9. 3.3V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOB</sub>	Input Offset Voltage (Absolute Value)	-	3	12	mV	
TCV <sub>OSOB</sub>	Average Input Offset Voltage Drift	-	+6	-	μV/°C	
V <sub>CMOB</sub>	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R <sub>OUTOB</sub>	Output Resistance					
	Power = Low	-	1	-	Ω	
	Power = High	-	1	-	Ω	
V <sub>OHIGHOB</sub>	High Output Voltage Swing (Load = 1K ohms to Vdd/2)					
	Power = Low	0.5 x Vdd + 1.0	-	-	V	
	Power = High	0.5 x Vdd + 1.0	-	-	V	
VOLOWOB	Low Output Voltage Swing (Load = 1K ohms to Vdd/2)					
	Power = Low	-	-	0.5 x Vdd - 1.0	V	
	Power = High	-	-	0.5 x Vdd - 1.0	V	
I <sub>SOB</sub>	Supply Current Including Bias Cell (No Load)					
	Power = Low		0.8	2.0	mA	
	Power = High	-	2.0	4.3	mA	
PSRR <sub>OB</sub>	Supply Voltage Rejection Ratio	50	-	-	dB	

# 3.3.5 DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block.

#### Table 3-10. 5V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units
-	$AGND = Vdd/2^a$				
	CT Block Power = High	Vdd/2 - 0.043	Vdd/2 - 0.025	Vdd/2 + 0.003	V

a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is 1.3V ± 2%.

#### Table 3-11. 3.3V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units
-	AGND = Vdd/2 <sup>a</sup>				
	CT Block Power = High	Vdd/2 - 0.037	Vdd/2 - 0.020	Vdd/2 + 0.002	V

a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is 1.3V  $\pm$  2%

# 3.3.6 DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

#### Table 3-12. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>CT</sub>	Resistor Unit Value (Continuous Time)	-	12.24	-	kΩ	
C <sub>SC</sub>	Capacitor Unit Value (Switch Cap)	-	80	-	fF	

# 3.3.7 DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

**Note** The bits PORLEV and VM in the table below refer to bits in the VLT\_CR register. See the PSoC Mixed Signal Array Technical Reference Manual for more information on the VLT\_CR register.

Table 3-13. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
	Vdd Value for PPOR Trip (positive ramp)					
V <sub>PPOR0R</sub>	PORLEV[1:0] = 00b		2.908		V	
V <sub>PPOR1R</sub>	PORLEV[1:0] = 01b	-	4.394	-	V	
V <sub>PPOR2R</sub>	PORLEV[1:0] = 10b		4.548		V	
	Vdd Value for PPOR Trip (negative ramp)					
V <sub>PPOR0</sub>	PORLEV[1:0] = 00b		2.816		V	
V <sub>PPOR1</sub>	PORLEV[1:0] = 01b	-	4.394	-	V	
V <sub>PPOR2</sub>	PORLEV[1:0] = 10b		4.548		V	
	PPOR Hysteresis					
V <sub>PH0</sub>	PORLEV[1:0] = 00b	-	92	-	mV	
V <sub>PH1</sub>	PORLEV[1:0] = 01b	-	0	-	mV	
V <sub>PH2</sub>	PORLEV[1:0] = 10b	-	0	-	mV	
	Vdd Value for LVD Trip					
V <sub>LVD0</sub>	VM[2:0] = 000b	2.863	2.921	2.979 <sup>a</sup>	V	
V <sub>LVD1</sub>	VM[2:0] = 001b	2.963	3.023	3.083	V	
V <sub>LVD2</sub>	VM[2:0] = 010b	3.070	3.133	3.196	V	
V <sub>LVD3</sub>	VM[2:0] = 011b	3.920	4.00	4.080	V	
V <sub>LVD4</sub>	VM[2:0] = 100b	4.393	4.483	4.573	V	
V <sub>LVD5</sub>	VM[2:0] = 101b	4.550	4.643	4.736 <sup>b</sup>	V	
V <sub>LVD6</sub>	VM[2:0] = 110b	4.632	4.727	4.822	V	
V <sub>LVD7</sub>	VM[2:0] = 111b	4.718	4.814	4.910	V	

a. Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.

b. Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.

# 3.4.4 AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Table	3-19.	AC	Digital	Block	Speci	fications
	• • • •					

Function	Description	Min	Тур	Max	Units	Notes
Timer	Capture Pulse Width	50 <sup>a</sup>	-	-	ns	
	Maximum Frequency, No Capture	-	-	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, With Capture	-	-	24.6	MHz	
Counter	Enable Pulse Width	50 <sup>a</sup>	-	-	ns	
	Maximum Frequency, No Enable Input	-	-	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, Enable Input	-	-	24.6	MHz	
Dead Band	Kill Pulse Width:					
	Asynchronous Restart Mode	20	-	-	ns	
	Synchronous Restart Mode	50 <sup>a</sup>	-	-	ns	
	Disable Mode	50 <sup>a</sup>	-	-	ns	
	Maximum Frequency	-	-	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	-	-	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	-	-	24.6	MHz	
SPIM	Maximum Input Clock Frequency	-	-	8.2	MHz	
SPIS	Maximum Input Clock Frequency	-	-	4.1	ns	
	Width of SS_Negated Between Transmissions	50 <sup>a</sup>	-	-	ns	
Transmitter	Maximum Input Clock Frequency	-	-	16.4	MHz	
Receiver	Maximum Input Clock Frequency	-	16	49.2	MHz	4.75V < Vdd < 5.25V.

a. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

# 3.4.5 AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

Table 3-20. 3V AC Analog Output Duner Specifications	Table 3-20.	5V AC	Analog	Output	Buffer	<b>Specifications</b>
--	-------------	-------	--------	--------	--------	-----------------------

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROB</sub>	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	2.5	μs	
	Power = High	-	-	2.5	μs	
T <sub>SOB</sub>	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	2.2	μs	
	Power = High	-	-	2.2	μs	
SR <sub>ROB</sub>	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.65	-	-	V/µs	
	Power = High	0.65	-	-	V/µs	
SR <sub>FOB</sub>	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.65	-	-	V/µs	
	Power = High	0.65	-	-	V/µs	
BW <sub>OB</sub>	Small Signal Bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	0.8	-	-	MHz	
	Power = High	0.8	-	-	MHz	
BW <sub>OB</sub>	Large Signal Bandwidth, 1V <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	300	-	-	kHz	
	Power = High	300	-	-	kHz	

#### Table 3-21. 3.3V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROB</sub>	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	3.8	μs	
	Power = High	-	-	3.8	μs	
T <sub>SOB</sub>	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	2.6	μs	
	Power = High	-	-	2.6	μs	
SR <sub>ROB</sub>	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.5	-	-	V/µs	
	Power = High	0.5	-	-	V/µs	
SR <sub>FOB</sub>	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.5	-	-	V/µs	
	Power = High	0.5	-	-	V/µs	
BW <sub>OB</sub>	Small Signal Bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	0.7	-	-	MHz	
	Power = High	0.7	-	-	MHz	
BW <sub>OB</sub>	Large Signal Bandwidth, 1V <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	200	-	-	kHz	
	Power = High	200	-	-	kHz	

# 3.4.6 AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

#### Table 3-22. 5V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FOSCEXT	Frequency	0	-	24.24	MHz	
-	High Period	20.6	-	-	ns	
-	Low Period	20.6	-	-	ns	
-	Power Up IMO to Switch	150	-	-	μs	

#### Table 3-23. 3.3V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU Clock divide by 1 <sup>a</sup>		-	12.12	MHz	
F <sub>OSCEXT</sub>	Frequency with CPU Clock divide by 2 or greater <sup>b</sup>	0	-	24.24	MHz	
-	High Period with CPU Clock divide by 1	41.7	-	-	ns	
-	Low Period with CPU Clock divide by 1	41.7	-	-	ns	
-	Power Up IMO to Switch	150	-	-	μs	

a. Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.

b. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.

# 3.4.7 AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only or unless otherwise specified.

#### Table 3-24. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>RSCLK</sub>	Rise Time of SCLK	1	-	20	ns	
T <sub>FSCLK</sub>	Fall Time of SCLK	1	-	20	ns	
T <sub>SSCLK</sub>	Data Set up Time to Falling Edge of SCLK	40	-	-	ns	
T <sub>HSCLK</sub>	Data Hold Time from Falling Edge of SCLK	40	-	-	ns	
F <sub>SCLK</sub>	Frequency of SCLK	0	-	8	MHz	
T <sub>ERASEB</sub>	Flash Erase Time (Block)	-	15	-	ms	
T <sub>WRITE</sub>	Flash Block Write Time	-	30	-	ms	
T <sub>DSCLK</sub>	Data Out Delay from Falling Edge of SCLK	-	-	45	ns	

# 4. Packaging Information



This chapter illustrates the packaging specifications for the CY8C22x13 PSoC device, along with the thermal impedances for each package and the typical package capacitance on crystal pins.

# 4.1 Packaging Dimensions



Figure 4-1. 8-Lead (300-Mil) PDIP









# 6. Sales and Company Information



To obtain information about Cypress MicroSystems or PSoC sales and technical support, reference the following information or go to the section titled "Getting Started" on page 4 in this document.

#### **Cypress MicroSystems**

2700 162nd Street SW Building D Lynnwood, WA 98037

Phone: 800.669.0557 Facsimile: 425.787.4641

Web Sites: Company Information – http://www.cypress.com Sales – http://www.cypress.com/aboutus/sales\_locations.cfm Technical Support – http://www.cypress.com/support/login.cfm

# 6.1 Revision History

#### Table 6-1. CY8C22x13 Data Sheet Revision History

Document Title: CY8C22113 and CY8C22213 PSoC Mixed Signal Array Final Data Sheet							
Document Number: 38-12009							
Revision	ECN #	Issue Date	Origin of Change	Description of Change			
**	128180	06/30/2003	New Silicon.	New document – Advanced Data Sheet (two page product brief).			
*A	129202	09/16/2003	NWJ	New document – Preliminary Data Sheet (300 page product detail).			
*В	130127	10/15/2003	NWJ	Revised document for Silicon Revision A.			
*C	131679	12/05/2003	NWJ	Changes to Electrical Specifications section, Miscellaneous changes to I2C, GDI, RDI, Registers, and Digital Block chapters.			
*D	131803	12/22/2003	NWJ	Changes to Electrical Specifications and miscellaneous small changes throughout the data sheet.			
*E	229421	06/03/2004	SFV	New data sheet format and organization. Reference the PSoC Mixed Signal Array Tech- nical Reference Manual for additional information. Title change.			
Distribution: External/Public Posting: None							

# 6.2 Copyrights

© Cypress MicroSystems, Inc. 2004. All rights reserved. PSoC<sup>™</sup> (Programmable System-on-Chip<sup>™</sup>) are trademarks of Cypress MicroSystems, Inc. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

The information contained herein is subject to change without notice. Cypress MicroSystems assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress MicroSystems product. Nor does it convey or imply any license under patent or other rights. Cypress MicroSystems does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress MicroSystems products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress MicroSystems against all charges. Cypress MicroSystems products are not warranted nor intended to be used for medical, life-support, life-saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress MicroSystems.