
NXP USA Inc. - S9KEAZN8ACTG Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	14
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	16-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s9keazn8actg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to **freescale.com** and perform a part number search for the following device numbers: KEAZN8.

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

Q B KEA A C FFF M T PP N

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	 S = Automotive qualified P = Prequalification
В	Memory type	• 9 = Flash
KEA	Kinetis Auto family	• KEA
A	Key attribute	 Z = M0+ core F = M4 W/ DSP & FPU C= M4 W/ AP + FPU
С	CAN availability	 N = CAN not available (Blank) = CAN available

Table continues on the next page ...



3.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of °C	-90	+95	mA	3

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78D, IC Latch-up Test. The test produced the following results:
 - Test was performed at 125 °C case temperature (Class II).
 - I/O pins pass +95/-90 mA I-test with I_{DD} current limit at 200 mA (V_{DD} collapsed during positive injection).
 - + I/O pins pass +30/-90 mA I-test with I_{DD} current limit at 1000 mA for $V_{\text{DD}}.$
 - Supply groups pass 1.5 $V_{ccmax}.$
 - RESET_B pin was only tested with negative I-test due to product conditioning requirement.

3.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.

Symbol	Description	Min.	Max.	Unit
V _{DD}	Digital supply voltage	-0.3	6.0	V
I _{DD}	Maximum current into V _{DD}	—	120	mA
V _{IN}	Input voltage except true open drain pins	-0.3	V _{DD} + 0.3 ¹	V
	Input voltage of true open drain pins	-0.3	6	V
Ι _D	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V _{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V

 Table 1. Voltage and current operating ratings

1. Maximum rating of V_{DD} also applies to V_{IN}



Symbol		Descriptions		Min	Typical ¹	Max	Unit
{INTOT}	Total leakage combined for all port pins	Pins in high impedance input mode	$V{IN} = V_{DD}$ or V_{SS}	_	_	2	μA
R _{PU}	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	_	30.0		50.0	kΩ
R _{PU} ³	Pullup resistors	PTA2 and PTA3 pins		30.0	_	60.0	kΩ
I _{IC}	DC	Single pin limit	$V_{\rm IN} < V_{\rm SS}, V_{\rm IN} > V_{\rm DD}$	-2	—	2	mA
	injection current ^{4,} 5, 6	Total MCU limit, includes sum of all stressed pins		-5	_	25	
C _{In}	Inpu	t capacitance, all pins	—	_	—	7	pF
V _{RAM}	RA	M retention voltage		2.0		_	V

Table 2. DC characteristics (con	ntinued)
----------------------------------	----------

- 1. Typical values are measured at 25 °C. Characterized, not tested.
- 2. Only PTB5, PTC1 and PTC5 support high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD}. PTA2 and PTA3 are true open drain I/O pins that are internally clamped to V_{SS}.
- 5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger value.
- 6. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current (V_{In} > V_{DD}) is higher than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current higher than maximum injection current when the MCU is not consuming power, such as when no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Symbol	Descr	iption	Min	Тур	Max	Unit
V _{POR}	POR re-arr	m voltage ¹	1.5	1.75	2.0	V
V _{LVDH}	Falling low-voltage detect threshold—high range (LVDV = 1) ²		4.2	4.3	4.4	V
V _{LVW1H}	Falling low- voltage warning	Level 1 falling (LVWV = 00)	4.3	4.4	4.5	V
V _{LVW2H}	threshold— high range	Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V _{LVW3H}		Level 3 falling (LVWV = 10)	4.6	4.6	4.7	V
V _{LVW4H}		Level 4 falling (LVWV = 11)	4.7	4.7	4.8	V
V _{HYSH}	High range low- warning h		_	100		mV

Table 3. LVD and POR specification



Nonswitching electrical specifications




Figure 2. Typical V_{DD} - V_{OH} Vs. I_{OH} (standard drive strength) (V_{DD} = 3 V)




Figure 3. Typical V_{DD} - V_{OH} Vs. I_{OH} (high drive strength) (V_{DD} = 5 V)



Nonswitching electrical specifications




Figure 6. Typical V_{OL} Vs. I_{OL} (standard drive strength) (V_{DD} = 3 V)




Figure 7. Typical V_{OL} Vs. I_{OL} (high drive strength) (V_{DD} = 5 V)








Figure 8. Typical V_{OL} Vs. I_{OL} (high drive strength) (V_{DD} = 3 V)

4.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Parameter	Symbol	Core/Bus Freq	V _{DD} (V)	Typical ¹	Max ²	Unit	Temp
Run supply current FEI	RI _{DD}	48/24 MHz	5	10.1	—	mA	-40 to 125 °C
mode, all modules clocks enabled; run from flash		24/24 MHz		7.1	_]	
		12/12 MHz		4.4	_		
		1/1 MHz		2.1	—]	
		48/24 MHz	3	9.9	_]	
		24/24 MHz		6.9	_]	
		12/12 MHz		4.2	_]	
		1/1 MHz		1.9	_	1	
Run supply current FEI	RI _{DD}	48/24 MHz	5	7.4	_	mA	-40 to 125 °C
mode, all modules clocks disabled and gated; run from		24/24 MHz		5.2	_]	
flash		12/12 MHz		3.5	—]	
		1/1 MHz		2	_	1	

 Table 4.
 Supply current characteristics



Num	Rating		Symbol	Min	Typical ¹	Мах	Unit
8	Port rise and fall time -	—	t _{Rise}	—	10.2	—	ns
	Normal drive strength (load = 50 pF) ⁴		t _{Fall}	—	9.5	—	ns
	Port rise and fall time - high	—	t _{Rise}	—	5.4	—	ns
	drive strength (load = 50 pF) ⁴		t _{Fall}		4.6		ns

Table 5. Control timing (continued)

- 1. Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a RESET pin request.
- 3. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 4. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40 °C to 125 °C.




Figure 10. KBIPx timing

4.2.2 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter.

Table 6. FTM input timing

Function	Symbol	Min	Мах	Unit
Timer clock frequency	f _{Timer}	f _{Bus}	f _{Sys}	Hz
External clock frequency	f _{TCLK}	0	f _{Timer} /4	Hz
External clock period	t _{TCLK}	4	—	t _{cyc}
External clock high time	t _{clkh}	1.5	—	t _{cyc}
External clock low time	t _{clkl}	1.5	—	t _{cyc}
Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}



Board type	Symbol	Description	24 QFN	16 TSSOP	Unit	Notes
_	Ψ_{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	10	10	°C/W	6

Table 7. Thermal attributes (continued)

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
- 3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

The average chip-junction temperature (T_J) in °C can be obtained from:

 $T_J = T_A + (P_D \times \theta_{JA})$

Where:

 T_A = Ambient temperature, °C

 θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W

 $P_D = P_{int} + P_{I/O}$

 $P_{int} = I_{DD} \times V_{DD}$, Watts - chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins - user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_I (if $P_{I/O}$ is neglected) is:

 $P_D = K \div (T_J + 273 \ ^\circ C)$

Solving the equations above for K gives:

 $\mathbf{K} = \mathbf{P}_{\mathrm{D}} \times (\mathbf{T}_{\mathrm{A}} + 273 \ ^{\circ}\mathrm{C}) + \mathbf{\theta}_{\mathrm{JA}} \times (\mathbf{P}_{\mathrm{D}})^{2}$

where K is a constant pertaining to the particular part. K can be determined by measuring P_D (at equilibrium) for an known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving the above equations iteratively for any value of T_A .

5 Peripheral operating requirements and behaviors



5.1 Core modules

5.1.1 SWD electricals

Table 8. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	5.5	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	24	MHz
J2	SWD_CLK cycle period	1/J1		ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times	—	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	3	—	ns
J11	SWD_CLK high to SWD_DIO data valid	_	35	ns
J12	SWD_CLK high to SWD_DIO high-Z	5		ns




Figure 13. Serial wire clock input timing




Figure 14. Serial wire data timing

External oscillator (OSC) and ICS characteristics 5.2

Table 9. OSC and ICS specifications (temperature range = -40 to 125 °C ambient)

Num	C	Characteristic	Symbol	Min	Typical ¹	Max	Unit
1	Crystal or	Low range (RANGE = 0)	f _{lo}	31.25	32.768	39.0625	kHz
	resonator frequency	High range (RANGE = 1)	f _{hi}	4	_	24	MHz
2	L	bad capacitors	C1, C2		See Note ²		
3	Feedback resistor	Low Frequency, Low-Power Mode ³	R _F				MΩ
		Low Frequency, High-Gain Mode	-	_	10		MΩ
		High Frequency, Low-Power Mode			1		MΩ
		High Frequency, High-Gain Mode			1		MΩ
4	Series resistor -	Low-Power Mode ³	R _S	_	0	—	kΩ
	Low Frequency	High-Gain Mode		_	200	—	kΩ
5	Series resistor - High Frequency	Low-Power Mode ³	R _S		0		kΩ
	Series resistor -	4 MHz		_	0	—	kΩ
	High Frequency, High-Gain Mode	8 MHz		_	0	_	kΩ



Num	0	Characteristic	Symbol	Min	Typical ¹	Max	Unit
		16 MHz		_	0	—	kΩ
6	Crystal start-up	Low range, low power	t _{CSTL}	_	1000	—	ms
	time low range = 32.768 kHz	Low range, high gain		_	800	—	ms
	crystal; High	High range, low power	t _{CSTH}	_	3	—	ms
	range = 20 MHz crystal ^{4,5}	High range, high gain	-	_	1.5		ms
7	Internal r	eference start-up time	t _{IRST}	_	20	50	μs
8	Internal reference clock (IRC) frequency trim range		f _{int_t}	31.25	—	39.0625	kHz
9	Internal reference clock frequency, factory trimmed [,]	T = 125 °C, V _{DD} = 5 V	f _{int_ft}	_	37.5	_	kHz
10	DCO output frequency range	FLL reference = fint_t, flo, or fhi/RDIV	f _{dco}	40	—	50	MHz
11	Factory trimmed internal oscillator accuracy	T = 125 °C, V _{DD} = 5 V	$\Delta f_{int_{ft}}$	-0.8	_	0.8	%
12	Deviation of IRC over temperature when trimmed at $T = 25 \degree$ C, $V_{DD} =$ 5 V	Over temperature range from -40 °C to 125°C	∆f _{int_t}	-1	_	0.8	%
13	Frequency accuracy of DCO output using factory trim value	Over temperature range from -40 °C to 125°C	∆f _{dco_ft}	-2.3	_	0.8	%
14	FLL	acquisition time ^{4,6}	t _{Acquire}	—	—	2	ms
15		f DCO output clock (averaged er 2 ms interval) ⁷	C _{Jitter}	_	0.02	0.2	%f _{dco}

Table 9. OSC and ICS specifications (temperature range = -40 to 125 °C ambient) (continued)

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C₁,C₂), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.
- 4. This parameter is characterized and not tested on each device.
- 5. Proper PC board layout procedures must be followed to achieve specifications.
- This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.






Figure 15. Typical crystal or resonator circuit

5.3 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash memories.

Characteristic	Symbol	Min ¹	Typical ²	Max ³	Unit ⁴
Supply voltage for program/erase –40 °C to 125 °C	V _{prog/erase}	2.7	_	5.5	V
Supply voltage for read operation	V _{Read}	2.7	—	5.5	V
NVM Bus frequency	f _{NVMBUS}	1	—	24	MHz
NVM Operating frequency	f _{NVMOP}	0.8	1	1.05	MHz
Erase Verify All Blocks	t _{VFYALL}		—	2605	t _{cyc}
Erase Verify Flash Block	t _{RD1BLK}	_	—	2579	t _{cyc}
Erase Verify Flash Section	t _{RD1SEC}	_	—	485	t _{cyc}
Read Once	t _{RDONCE}	_	—	464	t _{cyc}
Program Flash (2 word)	t _{PGM2}	0.12	0.13	0.31	ms
Program Flash (4 word)	t _{PGM4}	0.21	0.21	0.49	ms
Program Once	t _{PGMONCE}	0.20	0.21	0.21	ms
Erase All Blocks	t _{ERSALL}	95.42	100.18	100.30	ms
Erase Flash Block	t _{ERSBLK}	95.42	100.18	100.30	ms
Erase Flash Sector	t _{ERSPG}	19.10	20.05	20.09	ms
Unsecure Flash	t _{UNSECU}	95.42	100.19	100.31	ms
Verify Backdoor Access Key	t _{VFYKEY}	_	—	482	t _{cyc}
Set User Margin Level	t _{MLOADU}		_	415	t _{cyc}
FLASH Program/erase endurance T_L to T_H = -40 °C to 125 °C	N _{FLPE}	10 k	100 k		Cycles

Table 10. Flash characteristics



rempheral operating requirements and behaviors

Characteristic	Symbol	Min ¹	Typical ²	Max ³	Unit ⁴
Data retention at an average junction temperature of T _{Javg} = 85°C after up to 10,000 program/erase cycles	t _{D_ret}	15	100		years

Table 10. Flash characteristics (continued)

1. Minimum times are based on maximum f_{NVMOP} and maximum f_{NVMBUS}

2. Typical times are based on typical f_{NVMOP} and maximum f_{NVMBUS}

3. Maximum times are based on typical f_{NVMOP} and typical f_{NVMBUS} plus aging

4. $t_{cyc} = 1 / f_{NVMBUS}$

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Flash Memory Module section in the reference manual.

5.4 Analog

5.4.1 ADC characteristics

 Table 11. 5 V 12-bit ADC operating conditions

Characteri stic	Conditions	Symbol	Min	Typ ¹	Max	Unit	Comment
Supply	Absolute	V _{DDA}	2.7	—	5.5	V	
voltage	Delta to V _{DD} (V _{DD} -V _{DDA})	ΔV_{DDA}	-100	0	+100	mV	_
Input voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	—
Input capacitance		C _{ADIN}	—	4.5	5.5	pF	—
Input resistance		R _{ADIN}	—	3	5	kΩ	—
Analog source	 12-bit mode f_{ADCK} > 4 MHz 	R _{AS}	_	_	2	kΩ	External to MCU
resistance	• f _{ADCK} < 4 MHz		_	—	5		
	 10-bit mode f_{ADCK} > 4 MHz 		_	_	5		
	• f _{ADCK} < 4 MHz		—	_	10		
	8-bit mode		_	—	10		
	(all valid f _{ADCK})						
ADC	High speed (ADLPC=0)	f _{ADCK}	0.4	—	8.0	MHz	_
conversion clock frequency	Low power (ADLPC=1)		0.4	—	4.0		

1. Typical values assume $V_{DDA} = 5.0 \text{ V}$, Temp = 25°C, $f_{ADCK}=1.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.



Peripheral operating requirements and behaviors




Figure 16. ADC input impedance equivalency diagram

Table 12.	12-bit ADC cha	racteristics (V _{REFH} :	= V _{DDA} , V _{REFL} = V _{SSA})
-----------	----------------	-----------------------------------	---

Characteristic	Conditions	Symbol	Min	Typ ¹	Мах	Unit
Supply current		I _{DDA}	_	133		μA
ADLPC = 1						
ADLSMP = 1						
ADCO = 1						
Supply current		I _{DDA}	_	218	_	μA
ADLPC = 1						
ADLSMP = 0						
ADCO = 1						
Supply current		I _{DDA}	_	327	_	μA
ADLPC = 0						
ADLSMP = 1						
ADCO = 1						
Supply current		I _{DDA}	_	582	990	μA
ADLPC = 0						
ADLSMP = 0						
ADCO = 1						
Supply current	Stop, reset, module off	I _{DDA}	_	0.011	1	μA
ADC asynchronous clock source	High speed (ADLPC = 0)	f _{ADACK}	2	3.3	5	MHz



Characteristic	Conditions	Symbol	Min	Typ ¹	Max	Unit
	Low power (ADLPC = 1)		1.25	2	3.3	
Conversion time (including sample time)	Short sample (ADLSMP = 0)	t _{ADC}	_	20		ADCK cycles
	Long sample (ADLSMP = 1)		_	40	_	
Sample time	Short sample (ADLSMP = 0)	t _{ADS}	-	3.5	_	ADCK cycles
	Long sample (ADLSMP = 1)		_	23.5	_	
Total unadjusted Error ²	12-bit mode	E _{TUE}	_	±3.0	_	LSB ³
	10-bit mode		_	±1.0	±6.0	
	8-bit mode		_	±0.8	_	
Differential Non-	12-bit mode	DNL	_	±1.2	_	LSB ³
Liniarity	10-bit mode ⁴	-	_	±0.3	±4.0	
	8-bit mode ⁴		_	±0.15	_	
Integral Non-Linearity	12-bit mode	INL	_	±1.2	_	LSB ³
	10-bit mode		_	±0.3	±5.0	
	8-bit mode		_	±0.15	_	
Zero-scale error ⁵	12-bit mode	E _{ZS}	_	±1.2	_	LSB ³
	10-bit mode		_	±0.15	±6.0	
	8-bit mode		_	±0.3	_	
Full-scale error ⁶	12-bit mode	E _{FS}	_	±1.8	_	LSB ³
	10-bit mode		_	±0.7	±1.0	
	8-bit mode		_	±0.5	_	
Quantization error	≤12 bit modes	Eq	_	_	±0.5	LSB ³
Input leakage error ⁷	all modes	EIL		I _{In} x R _{AS}	•	mV
Temp sensor slope	-40 °C–25 °C	m	-	3.266		mV/°C
	25 °C–125 °C		—	3.638	—	
Temp sensor voltage	25 °C	V _{TEMP25}	_	1.396	_	V

Table 12. 12-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

1. Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK}=2.5 MHz under FBE mode and alternate clock source (ALTCLK) is selected as ADC clock.

2. Includes quantization

- 3. 1 LSB = $(V_{REFH} V_{REFL})/2^N$
- 4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 5. $V_{ADIN} = V_{SSA}$
- 6. $V_{ADIN} = V_{DDA}$
- 7. I_{In} = leakage current (refer to DC characteristics)



Characteristic	Symbol	Min	Typical	Мах	Unit		
Supply voltage	V _{DDA}	2.7	—	5.5	V		
Supply current (Operation mode)	I _{DDA}	—	10	20	μA		
Analog input voltage	V _{AIN}	V _{SS} - 0.3	—	V _{DDA}	V		
Analog input offset voltage	V _{AIO}	_	_	40	mV		
Analog comparator hysteresis (HYST=0)	V _H	—	15	20	mV		
Analog comparator hysteresis (HYST=1)	V _H		20	30	mV		
Supply current (Off mode)	IDDAOFF	—	60	_	nA		
Propagation Delay	t _D		0.4	1	μs		

5.4.2 Analog comparator (ACMP) electricals Table 13. Comparator electrical specifications

5.5 Communication interfaces

5.5.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20% V_{DD} and 80% V_{DD} , unless noted, and 25 pF load on all SPI pins. All timing assumes slew rate control is disabled and high-drive strength is enabled for SPI output pins.

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f _{op}	Frequency of operation	f _{Bus} /2048	f _{Bus} /2	Hz	f _{Bus} is the bus clock
2	t _{SPSCK}	SPSCK period	2 x t _{Bus}	2048 x t _{Bus}	ns	$t_{Bus} = 1/f_{Bus}$
3	t _{Lead}	Enable lead time	1/2	—	t _{SPSCK}	—
4	t _{Lag}	Enable lag time	1/2	_	t _{SPSCK}	_
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{Bus} – 30	1024 x t _{Bus}	ns	—
6	t _{SU}	Data setup time (inputs)	8	—	ns	—
7	t _{HI}	Data hold time (inputs)	8	—	ns	—
8	t _v	Data valid (after SPSCK edge)	_	25	ns	
9	t _{HO}	Data hold time (outputs)	20		ns	


Table 14. SPI master mode timing



rempheral operating requirements and behaviors

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
10	t _{RI}	Rise time input		t _{Bus} – 25	ns	—
	t _{FI}	Fall time input				
11	t _{RO}	Rise time output	—	25	ns	—
	t _{FO}	Fall time output				

 Table 14. SPI master mode timing (continued)



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.




Figure 17. SPI master mode timing (CPHA=0)

1.If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI master mode timing (CPHA=1)



Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f _{op}	Frequency of operation	0	f _{Bus} /4	Hz	f _{Bus} is the bus clock as defined in Control timing.
2	t _{SPSCK}	SPSCK period	4 x t _{Bus}	—	ns	$t_{Bus} = 1/f_{Bus}$
3	t _{Lead}	Enable lead time	1	—	t _{Bus}	—
4	t _{Lag}	Enable lag time	1	—	t _{Bus}	—
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{Bus} - 30	—	ns	—
6	t _{SU}	Data setup time (inputs)	15	—	ns	—
7	t _{HI}	Data hold time (inputs)	25	—	ns	—
8	t _a	Slave access time	_	t _{Bus}	ns	Time to data active from high-impedance state
9	t _{dis}	Slave MISO disable time	—	t _{Bus}	ns	Hold time to high- impedance state
10	t _v	Data valid (after SPSCK edge)		25	ns	—
11	t _{HO}	Data hold time (outputs)	0	—	ns	—
12	t _{RI}	Rise time input		t _{Bus} - 25	ns	—
	t _{FI}	Fall time input				
13	t _{RO}	Rise time output	—	25	ns	—
	t _{FO}	Fall time output				

 Table 15.
 SPI slave mode timing





Figure 19. SPI slave mode timing (CPHA = 0)



NOTE: Not defined



6 Dimensions

6.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to **freescale.com** and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
16-pin TSSOP	98ASH70247A
24-pin QFN	98ASA00474D

7 Pinout

7.1 Signal multiplexing and pin assignments

For the pin muxing details see section Signal Multiplexing and Signal Descriptions of KEA8 Reference Manual.



How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex-M0+ are the registered trademarks of ARM Limited.

©2014 Freescale Semiconductor, Inc.

Document Number S9KEA8P44M48SF0 Revision 4, 09/2014



