
#### NXP USA Inc. - S9KEAZN8AMTG Datasheet





Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | ARM® Cortex®-M0+   |
| Core Size                  | 32-Bit Single-Core   |
| Speed                      | 48MHz  |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                            |
| Peripherals                | LVD, POR, PWM, WDT   |
| Number of I/O              | 14   |
| Program Memory Size        | 8KB (8K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                |  |
| RAM Size                   | 1K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V  |
| Data Converters            | A/D 12x12b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 125°C (TA)   |
| Mounting Type              | Surface Mount  |
| Package / Case             | 16-TSSOP (0.173", 4.40mm Width)                                      |
| Supplier Device Package    | 16-TSSOP   |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/s9keazn8amtg |
|                            |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to **freescale.com** and perform a part number search for the following device numbers: KEAZN8.

# 2 Part identification

# 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

# 2.2 Format

Part numbers for this device have the following format:

Q B KEA A C FFF M T PP N

## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description          | Values   |
|-------|----------------------|--|
| Q     | Qualification status | <ul> <li>S = Automotive qualified</li> <li>P = Prequalification</li> </ul>                   |
| В     | Memory type          | • 9 = Flash  |
| KEA   | Kinetis Auto family  | • KEA  |
| A     | Key attribute        | <ul> <li>Z = M0+ core</li> <li>F = M4 W/ DSP &amp; FPU</li> <li>C= M4 W/ AP + FPU</li> </ul> |
| С     | CAN availability     | <ul> <li>N = CAN not available</li> <li>(Blank) = CAN available</li> </ul>                   |

Table continues on the next page ...



# 3.3 ESD handling ratings

| Symbol           | Description   | Min.  | Max.  | Unit | Notes |
|------------------|---|-------|-------|------|-------|
| V <sub>HBM</sub> | Electrostatic discharge voltage, human body model     | -6000 | +6000 | V    | 1     |
| V <sub>CDM</sub> | Electrostatic discharge voltage, charged-device model | -500  | +500  | V    | 2     |
| I <sub>LAT</sub> | Latch-up current at ambient temperature of °C         | -90   | +95   | mA   | 3     |

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78D, IC Latch-up Test. The test produced the following results:
  - Test was performed at 125 °C case temperature (Class II).
  - I/O pins pass +95/-90 mA I-test with I<sub>DD</sub> current limit at 200 mA (V<sub>DD</sub> collapsed during positive injection).
  - + I/O pins pass +30/-90 mA I-test with  $I_{\text{DD}}$  current limit at 1000 mA for  $V_{\text{DD}}.$
  - Supply groups pass 1.5  $V_{ccmax}.$
  - RESET\_B pin was only tested with negative I-test due to product conditioning requirement.

# 3.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

| Symbol           | Description   | Min.                  | Max.                               | Unit |
|------------------|---|-----------------------|------------------------------------|------|
| V <sub>DD</sub>  | Digital supply voltage  | -0.3                  | 6.0                                | V    |
| I <sub>DD</sub>  | Maximum current into V <sub>DD</sub>                                      | —                     | 120                                | mA   |
| V <sub>IN</sub>  | Input voltage except true open drain pins                                 | -0.3                  | V <sub>DD</sub> + 0.3 <sup>1</sup> | V    |
|                  | Input voltage of true open drain pins                                     | -0.3                  | 6                                  | V    |
| Ι <sub>D</sub>   | Instantaneous maximum current single pin limit (applies to all port pins) | -25                   | 25                                 | mA   |
| V <sub>DDA</sub> | Analog supply voltage   | V <sub>DD</sub> – 0.3 | V <sub>DD</sub> + 0.3              | V    |

 Table 1. Voltage and current operating ratings

1. Maximum rating of  $V_{\text{DD}}$  also applies to  $V_{\text{IN}}$ 



# 4 General

# 4.1 Nonswitching electrical specifications

## 4.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

| Symbol             |                             | Descriptions                                | Descriptions Min  |                       | Typical <sup>1</sup> | Max                       | Unit |
|--------------------|-----------------------------|---|---|-----------------------|----------------------|---------------------------|------|
|                    |                             | Operating voltage                           | —   | 2.7                   | —                    | 5.5                       | V    |
| V <sub>OH</sub>    | Output                      | All I/O pins, except PTA2                   | 5 V, $I_{load} = -5 \text{ mA}$                         | V <sub>DD</sub> – 0.8 | —                    |                           | V    |
|                    | high<br>voltage             | and PTA3, standard-drive strength           | 3 V, I <sub>load</sub> = -2.5 mA                        | V <sub>DD</sub> – 0.8 | —                    |                           | V    |
|                    |                             | High current drive pins,                    | 5 V, $I_{load} = -20 \text{ mA}$                        | $V_{DD} - 0.8$        |                      |                           | V    |
|                    |                             | high-drive strength <sup>2</sup>            | $3 \text{ V}, \text{ I}_{\text{load}} = -10 \text{ mA}$ | $V_{DD} - 0.8$        |                      |                           | V    |
| I <sub>OHT</sub>   | Output                      | Max total I <sub>OH</sub> for all ports     | 5 V   | _                     | —                    | -100                      | mA   |
|                    | high<br>current             |   | 3 V   |                       | —                    | -60                       |      |
| V <sub>OL</sub>    | Output                      | All I/O pins, standard-drive                | 5 V, I <sub>load</sub> = 5 mA                           | _                     | —                    | 0.8                       | V    |
|                    | low<br>voltage              | strength                                    | 3 V, I <sub>load</sub> = 2.5 mA                         | _                     | —                    | 0.8                       | V    |
|                    | Vollago                     | High current drive pins,                    | 5 V, I <sub>load</sub> =20 mA                           | _                     | —                    | 0.8                       | V    |
|                    |                             | high-drive strength <sup>2</sup>            | 3 V, I <sub>load</sub> = 10 mA                          | —                     | —                    | 0.8                       | V    |
| I <sub>OLT</sub>   | Output                      | Max total I <sub>OL</sub> for all ports     | 5 V   | —                     | —                    | 100                       | mA   |
|                    | low<br>current              |   | 3 V   |                       | —                    | 60                        |      |
| V <sub>IH</sub>    | Input high                  | All digital inputs                          | 4.5≤V <sub>DD</sub> <5.5 V                              | $0.65 \times V_{DD}$  |                      |                           | V    |
|                    | voltage                     |   | 2.7≤V <sub>DD</sub> <4.5 V                              | $0.70 \times V_{DD}$  | —                    |                           |      |
| V <sub>IL</sub>    | Input low<br>voltage        | All digital inputs                          | 4.5≤V <sub>DD</sub> <5.5 V                              | _                     | _                    | 0.35 ×<br>V <sub>DD</sub> | V    |
|                    |                             |   | 2.7≤V <sub>DD</sub> <4.5 V                              |                       | _                    | 0.30 ×<br>V <sub>DD</sub> |      |
| V <sub>hys</sub>   | Input<br>hysteresis         | All digital inputs                          |   | $0.06 \times V_{DD}$  | —                    | _                         | mV   |
| ll <sub>in</sub> l | Input<br>leakage<br>current | Per pin (pins in high impedance input mode) | $V_{IN} = V_{DD}$ or $V_{SS}$                           | —                     | 0.1                  | 1                         | μA   |

#### Table 2. DC characteristics

Table continues on the next page ...



| Symbol                       |  | Descriptions   | Min  | Typical <sup>1</sup> | Max | Unit |    |
|------------------------------|--|--|--|----------------------|-----|------|----|
| <sub>INTOT</sub>             | Total<br>leakage<br>combined<br>for all port<br>pins | Pins in high impedance<br>input mode   | $V_{IN} = V_{DD}$ or $V_{SS}$                      | _                    | _   | 2    | μA |
| R <sub>PU</sub>              | Pullup<br>resistors                                  | All digital inputs, when<br>enabled (all I/O pins other<br>than PTA2 and PTA3) | _  | 30.0                 |     | 50.0 | kΩ |
| R <sub>PU</sub> <sup>3</sup> | Pullup<br>resistors                                  | PTA2 and PTA3 pins   |  | 30.0                 | _   | 60.0 | kΩ |
| I <sub>IC</sub>              | DC   | Single pin limit   | $V_{\rm IN} < V_{\rm SS}, V_{\rm IN} > V_{\rm DD}$ | -2                   | —   | 2    | mA |
|                              | injection<br>current <sup>4,</sup><br>5, 6           | Total MCU limit, includes<br>sum of all stressed pins                          |  | -5                   | _   | 25   |    |
| C <sub>In</sub>              | Input capacitance, all pins                          |  | —  | _                    | —   | 7    | pF |
| V <sub>RAM</sub>             | RA   | M retention voltage  |  | 2.0                  |     | _    | V  |

| Table 2. DC characteristics (con | ntinued) |
|----------------------------------|----------|
|----------------------------------|----------|

- 1. Typical values are measured at 25 °C. Characterized, not tested.
- 2. Only PTB5, PTC1 and PTC5 support high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>. PTA2 and PTA3 are true open drain I/O pins that are internally clamped to V<sub>SS</sub>.
- 5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger value.
- 6. Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If the positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is higher than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure that external V<sub>DD</sub> load will shunt current higher than maximum injection current when the MCU is not consuming power, such as when no system clock is present, or clock rate is very low (which would reduce overall power consumption).

| Symbol             | Descr   | iption                         | Min | Тур  | Max | Unit |
|--------------------|---|--------------------------------|-----|------|-----|------|
| V <sub>POR</sub>   | POR re-arr  | m voltage <sup>1</sup>         | 1.5 | 1.75 | 2.0 | V    |
| V <sub>LVDH</sub>  | Falling low-voltage detect<br>threshold—high range (LVDV =<br>1) <sup>2</sup> |                                | 4.2 | 4.3  | 4.4 | V    |
| V <sub>LVW1H</sub> | Falling low-<br>voltage warning   | Level 1 falling<br>(LVWV = 00) | 4.3 | 4.4  | 4.5 | V    |
| V <sub>LVW2H</sub> | threshold— high range   | Level 2 falling<br>(LVWV = 01) | 4.5 | 4.5  | 4.6 | V    |
| V <sub>LVW3H</sub> |   | Level 3 falling<br>(LVWV = 10) | 4.6 | 4.6  | 4.7 | V    |
| V <sub>LVW4H</sub> |   | Level 4 falling<br>(LVWV = 11) | 4.7 | 4.7  | 4.8 | V    |
| V <sub>HYSH</sub>  | High range low-voltage detect/<br>warning hysteresis                          |                                | —   | 100  |     | mV   |

Table 3. LVD and POR specification

Table continues on the next page...



Nonswitching electrical specifications




Figure 2. Typical  $V_{DD}$ - $V_{OH}$  Vs. I<sub>OH</sub> (standard drive strength) ( $V_{DD}$  = 3 V)




Figure 3. Typical  $V_{DD}$ - $V_{OH}$  Vs. I<sub>OH</sub> (high drive strength) ( $V_{DD}$  = 5 V)






Figure 4. Typical  $V_{DD}$ - $V_{OH}$  Vs.  $I_{OH}$  (high drive strength) ( $V_{DD}$  = 3 V)




Figure 5. Typical V<sub>OL</sub> Vs.  $I_{OL}$  (standard drive strength) (V<sub>DD</sub> = 5 V)



Nonswitching electrical specifications




Figure 6. Typical V<sub>OL</sub> Vs. I<sub>OL</sub> (standard drive strength) (V<sub>DD</sub> = 3 V)




Figure 7. Typical  $V_{OL}$  Vs.  $I_{OL}$  (high drive strength) ( $V_{DD}$  = 5 V)








Figure 8. Typical V<sub>OL</sub> Vs. I<sub>OL</sub> (high drive strength) ( $V_{DD}$  = 3 V)

### 4.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

| Parameter   | Symbol           | Core/Bus<br>Freq | V <sub>DD</sub> (V) | Typical <sup>1</sup> | Max <sup>2</sup> | Unit | Temp          |
|---|------------------|------------------|---------------------|----------------------|------------------|------|---------------|
| Run supply current FEI                              | RI <sub>DD</sub> | 48/24 MHz        | 5                   | 10.1                 | —                | mA   | -40 to 125 °C |
| mode, all modules clocks<br>enabled; run from flash |                  | 24/24 MHz        |                     | 7.1                  | _                | ]    |               |
|   |                  | 12/12 MHz        |                     | 4.4                  | _                |      |               |
|   |                  | 1/1 MHz          |                     | 2.1                  | —                | ]    |               |
|   |                  | 48/24 MHz        | 3                   | 9.9                  | _                | ]    |               |
|   |                  | 24/24 MHz        |                     | 6.9                  | _                | ]    |               |
|   |                  | 12/12 MHz        |                     | 4.2                  | _                | ]    |               |
|   |                  | 1/1 MHz          |                     | 1.9                  | _                | 1    |               |
| Run supply current FEI                              | RI <sub>DD</sub> | 48/24 MHz        | 5                   | 7.4                  | _                | mA   | -40 to 125 °C |
| mode, all modules clocks sabled and gated; run from | 2                | 24/24 MHz        |                     | 5.2                  | _                | ]    |               |
| flash   |                  | 12/12 MHz        |                     | 3.5                  | —                | ]    |               |
|   |                  | 1/1 MHz          |                     | 2                    | _                | 1    |               |

 Table 4.
 Supply current characteristics

Table continues on the next page...



| Parameter   | Symbol           | Core/Bus<br>Freq | V <sub>DD</sub> (V) | Typical <sup>1</sup> | Max <sup>2</sup> | Unit | Temp          |
|---|------------------|------------------|---------------------|----------------------|------------------|------|---------------|
|   |                  | 48/24 MHz        | 3                   | 7.2                  | —                |      |               |
|   |                  | 24/24 MHz        |                     | 5                    |                  |      |               |
|   |                  | 12/12 MHz        |                     | 3.3                  | _                |      |               |
|   |                  | 1/1 MHz          |                     | 1.8                  | _                |      |               |
| Run supply current FBE                                    | RI <sub>DD</sub> | 48/24 MHz        | 5                   | 13.2                 |                  | mA   | -40 to 125 °C |
| mode, all modules clocks<br>enabled; run from RAM         |                  | 24/24 MHz        |                     | 9.1                  | 10.8             |      |               |
|   |                  | 12/12 MHz        |                     | 5.1                  | _                |      |               |
|   |                  | 1/1 MHz          |                     | 1.8                  | _                |      |               |
|   |                  | 48/24 MHz        | 3                   | 13                   | _                |      |               |
|   |                  | 24/24 MHz        |                     | 9                    | 10.7             |      |               |
|   |                  | 12/12 MHz        |                     | 5                    |                  |      |               |
|   |                  | 1/1 MHz          |                     | 1.7                  | _                |      |               |
| Run supply current FBE                                    | RI <sub>DD</sub> | 48/24 MHz        | 5                   | 10.6                 |                  | mA   | -40 to 125 °C |
| mode, all modules clocks disabled and gated; run from     |                  | 24/24 MHz        |                     | 7.6                  | 9.2              |      |               |
| RAM   |                  | 12/12 MHz        |                     | 4.3                  |                  |      |               |
|   |                  | 1/1 MHz          |                     | 1.7                  |                  |      |               |
|   |                  | 48/24 MHz        | 3                   | 10.5                 | _                |      |               |
|   |                  | 24/24 MHz        |                     | 7.5                  | 9.1              |      |               |
|   |                  | 12/12 MHz        |                     | 4.2                  | _                |      |               |
|   |                  | 1/1 MHz          |                     | 1.6                  | _                |      |               |
| Wait mode current FEI                                     | WI <sub>DD</sub> | 48/24 MHz        | 5                   | 7.2                  | _                | mA   | -40 to 125 °C |
| mode, all modules clocks<br>enabled                       |                  | 24/24 MHz        |                     | 6.3                  | 7.4              |      |               |
| Chabled   |                  | 12/12 MHz        |                     | 3.6                  | —                |      |               |
|   |                  | 1/1 MHz          |                     | 1.9                  | _                |      |               |
|   |                  | 48/24 MHz        | 3                   | 7.1                  | —                |      |               |
|   |                  | 24/24 MHz        |                     | 6.2                  | 7.3              |      |               |
|   |                  | 12/12 MHz        |                     | 3.5                  | _                |      |               |
|   |                  | 1/1 MHz          |                     | 1.8                  | —                |      |               |
| Stop mode supply current no                               | SI <sub>DD</sub> | —                | 5                   | 2                    | 110              | μA   | -40 to 125 °C |
| clocks active (except 1 kHz<br>LPO clock) <sup>3, 4</sup> |                  |                  | 3                   | 1.9                  | 105              |      | -40 to 125 °C |
| ADC adder to Stop   | —                | —                | 5                   | 86                   | —                | μΑ   | -40 to 125 °C |
| ADLPC = 1   |                  |                  | 3                   | 82                   |                  |      |               |
| ADLSMP = 1  |                  |                  |                     |                      |                  |      |               |
| ADCO = 1  |                  |                  |                     |                      |                  |      |               |
| MODE = 10B  |                  |                  |                     |                      |                  |      |               |
| ADICLK = 11B  |                  |                  |                     |                      |                  |      |               |
| LVD adder to Stop <sup>5</sup>                            | _                | _                | 5                   | 130                  | _                | μA   | -40 to 125 °C |
|   |                  |                  | 3                   | 125                  | _                | 1    |               |

Table 4. Supply current characteristics (continued)



| Num | Rating   | Symbol | Min               | Typical <sup>1</sup> | Мах  | Unit |    |
|-----|--|--------|-------------------|----------------------|------|------|----|
| 8   | Port rise and fall time -                            | —      | t <sub>Rise</sub> | —                    | 10.2 | —    | ns |
|     | Normal drive strength (load<br>= 50 pF) <sup>4</sup> |        | t <sub>Fall</sub> | —                    | 9.5  | —    | ns |
|     | Port rise and fall time - high                       | —      | t <sub>Rise</sub> | —                    | 5.4  | —    | ns |
|     | drive strength (load = 50<br>pF) <sup>4</sup>        |        | t <sub>Fall</sub> |                      | 4.6  |      | ns |

Table 5. Control timing (continued)

- 1. Typical values are based on characterization data at  $V_{DD}$  = 5.0 V, 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a RESET pin request.
- 3. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 4. Timing is shown with respect to 20% V<sub>DD</sub> and 80% V<sub>DD</sub> levels. Temperature range -40 °C to 125 °C.




Figure 10. KBIPx timing

### 4.2.2 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter.

Table 6. FTM input timing

| Function                     | Symbol             | Min              | Мах                   | Unit             |
|------------------------------|--------------------|------------------|-----------------------|------------------|
| Timer clock frequency        | f <sub>Timer</sub> | f <sub>Bus</sub> | f <sub>Sys</sub>      | Hz               |
| External clock<br>frequency  | f <sub>TCLK</sub>  | 0                | f <sub>Timer</sub> /4 | Hz               |
| External clock period        | t <sub>TCLK</sub>  | 4                | —                     | t <sub>cyc</sub> |
| External clock high time     | t <sub>clkh</sub>  | 1.5              | —                     | t <sub>cyc</sub> |
| External clock low time      | t <sub>clkl</sub>  | 1.5              | —                     | t <sub>cyc</sub> |
| Input capture pulse<br>width | t <sub>ICPW</sub>  | 1.5              | _                     | t <sub>cyc</sub> |






Figure 11. Timer external clock




Figure 12. Timer input capture pulse

# 4.3 Thermal specifications

### 4.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

| Board type        | Symbol            | Description  | 24 QFN | 16 TSSOP | Unit | Notes |
|-------------------|-------------------|--|--------|----------|------|-------|
| Single-layer (1S) | R <sub>θJA</sub>  | Thermal resistance, junction to<br>ambient (natural convection)  | 110    | 130      | °C/W | 1, 2  |
| Four-layer (2s2p) | R <sub>θJA</sub>  | Thermal resistance, junction to ambient (natural convection)     | 42     | 87       | °C/W | 1, 3  |
| Single-layer (1S) | R <sub>θJMA</sub> | Thermal resistance, junction to ambient (200 ft./min. air speed) | 92     | 109      | °C/W | 1, 3  |
| Four-layer (2s2p) | R <sub>θJMA</sub> | Thermal resistance, junction to ambient (200 ft./min. air speed) | 36     | 80       | °C/W | 1, 3  |
| _                 | R <sub>θJB</sub>  | Thermal resistance, junction to board                            | 18     | 48       | °C/W | 4     |
| _                 | R <sub>θJC</sub>  | Thermal resistance, junction to case                             | 3.7    | 33       | °C/W | 5     |

Table 7. Thermal attributes

Table continues on the next page...



| Board type | Symbol      | Description   | 24 QFN | 16 TSSOP | Unit | Notes |
|------------|-------------|---|--------|----------|------|-------|
| _          | $\Psi_{JT}$ | Thermal characterization parameter,<br>junction to package top outside<br>center (natural convection) | 10     | 10       | °C/W | 6     |

Table 7. Thermal attributes (continued)

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
- 3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

The average chip-junction temperature  $(T_J)$  in °C can be obtained from:

 $T_J = T_A + (P_D \times \theta_{JA})$ 

Where:

 $T_A$  = Ambient temperature, °C

 $\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W

 $P_D = P_{int} + P_{I/O}$ 

 $P_{int} = I_{DD} \times V_{DD}$ , Watts - chip internal power

 $P_{I/O}$  = Power dissipation on input and output pins - user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_I$  (if  $P_{I/O}$  is neglected) is:

 $P_D = K \div (T_J + 273 \ ^\circ C)$ 

Solving the equations above for K gives:

 $\mathbf{K} = \mathbf{P}_{\mathrm{D}} \times (\mathbf{T}_{\mathrm{A}} + 273 \ ^{\circ}\mathrm{C}) + \mathbf{\theta}_{\mathrm{JA}} \times (\mathbf{P}_{\mathrm{D}})^{2}$ 

where K is a constant pertaining to the particular part. K can be determined by measuring  $P_D$  (at equilibrium) for an known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving the above equations iteratively for any value of  $T_A$ .

### 5 Peripheral operating requirements and behaviors




Figure 14. Serial wire data timing

#### **External oscillator (OSC) and ICS characteristics** 5.2

#### Table 9. OSC and ICS specifications (temperature range = -40 to 125 °C ambient)

| Num | C                                   | Characteristic                                | Symbol          | Min   | Typical <sup>1</sup>  | Max     | Unit |
|-----|-------------------------------------|---|-----------------|-------|-----------------------|---------|------|
| 1   | Crystal or                          | Low range (RANGE = 0)                         | f <sub>lo</sub> | 31.25 | 32.768                | 39.0625 | kHz  |
|     | resonator<br>frequency              | High range (RANGE = 1)                        | f <sub>hi</sub> | 4     | _                     | 24      | MHz  |
| 2   | Lo                                  | bad capacitors                                | C1, C2          |       | See Note <sup>2</sup> |         |      |
| 3   | Feedback<br>resistor                | Low Frequency, Low-Power<br>Mode <sup>3</sup> | R <sub>F</sub>  |       |                       |         | MΩ   |
|     |                                     | Low Frequency, High-Gain<br>Mode              |                 |       | 10                    | _       | MΩ   |
|     |                                     | High Frequency, Low-Power<br>Mode             |                 |       | 1                     |         | MΩ   |
|     |                                     | High Frequency, High-Gain<br>Mode             |                 |       | 1                     |         | MΩ   |
| 4   | Series resistor -                   | Low-Power Mode <sup>3</sup>                   | R <sub>S</sub>  | —     | 0                     | _       | kΩ   |
|     | Low Frequency                       | High-Gain Mode                                |                 |       | 200                   | _       | kΩ   |
| 5   | Series resistor -<br>High Frequency | Low-Power Mode <sup>3</sup>                   | R <sub>S</sub>  |       | 0                     |         | kΩ   |
|     | Series resistor -                   | 4 MHz   |                 | —     | 0                     | _       | kΩ   |
|     | High Frequency,<br>High-Gain Mode   | 8 MHz   |                 | _     | 0                     | _       | kΩ   |

Table continues on the next page ...



| Num | 0  | Characteristic   | Symbol                | Min   | Typical <sup>1</sup> | Max     | Unit              |
|-----|--|--|-----------------------|-------|----------------------|---------|-------------------|
|     |  | 16 MHz   |                       |       | 0                    | —       | kΩ                |
| 6   | Crystal start-up   | Low range, low power   | t <sub>CSTL</sub>     | _     | 1000                 | _       | ms                |
|     | time low range = 32.768 kHz  | Low range, high gain   |                       |       | 800                  | —       | ms                |
|     | crystal; High  | High range, low power  | t <sub>CSTH</sub>     | _     | 3                    | _       | ms                |
|     | range = 20 MHz<br>crystal <sup>4,5</sup>   | High range, high gain  |                       | —     | 1.5                  | _       | ms                |
| 7   | Internal r   | eference start-up time   | t <sub>IRST</sub>     | —     | 20                   | 50      | μs                |
| 8   | Internal reference   | ce clock (IRC) frequency trim range                            | f <sub>int_t</sub>    | 31.25 | _                    | 39.0625 | kHz               |
| 9   | Internal<br>reference clock<br>frequency,<br>factory trimmed <sup>,</sup>                        | T = 125 °C, V <sub>DD</sub> = 5 V                              | f <sub>int_ft</sub>   | _     | 37.5                 | _       | kHz               |
| 10  | DCO output<br>frequency range  | FLL reference = fint_t, flo, or<br>fhi/RDIV                    | f <sub>dco</sub>      | 40    | -                    | 50      | MHz               |
| 11  | Factory trimmed<br>internal oscillator<br>accuracy   | T = 125 °C, V <sub>DD</sub> = 5 V                              | $\Delta f_{int_{ft}}$ | -0.8  | _                    | 0.8     | %                 |
| 12  | Deviation of IRC<br>over temperature<br>when trimmed at<br>$T = 25 \degree$ C, $V_{DD} =$<br>5 V | Over temperature range from<br>-40 °C to 125°C                 | ∆f <sub>int_t</sub>   | -1    | _                    | 0.8     | %                 |
| 13  | Frequency<br>accuracy of DCO<br>output using<br>factory trim value                               | Over temperature range from<br>-40 °C to 125°C                 | ∆f <sub>dco_ft</sub>  | -2.3  | -                    | 0.8     | %                 |
| 14  | FLL  | acquisition time <sup>4,6</sup>                                | t <sub>Acquire</sub>  | _     | _                    | 2       | ms                |
| 15  |  | f DCO output clock (averaged<br>er 2 ms interval) <sup>7</sup> | C <sub>Jitter</sub>   | —     | 0.02                 | 0.2     | %f <sub>dco</sub> |

#### Table 9. OSC and ICS specifications (temperature range = -40 to 125 °C ambient) (continued)

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C<sub>1</sub>,C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0.
- 4. This parameter is characterized and not tested on each device.
- 5. Proper PC board layout procedures must be followed to achieve specifications.
- This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.






Figure 15. Typical crystal or resonator circuit

## 5.3 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash memories.

| Characteristic   | Symbol                  | Min <sup>1</sup> | Typical <sup>2</sup> | Max <sup>3</sup> | Unit <sup>4</sup> |
|--|-------------------------|------------------|----------------------|------------------|-------------------|
| Supply voltage for program/erase –40 °C<br>to 125 °C               | V <sub>prog/erase</sub> | 2.7              | _                    | 5.5              | V                 |
| Supply voltage for read operation                                  | V <sub>Read</sub>       | 2.7              | —                    | 5.5              | V                 |
| NVM Bus frequency  | f <sub>NVMBUS</sub>     | 1                | —                    | 24               | MHz               |
| NVM Operating frequency  | f <sub>NVMOP</sub>      | 0.8              | 1                    | 1.05             | MHz               |
| Erase Verify All Blocks  | t <sub>VFYALL</sub>     | —                | —                    | 2605             | t <sub>cyc</sub>  |
| Erase Verify Flash Block   | t <sub>RD1BLK</sub>     | —                | —                    | 2579             | t <sub>cyc</sub>  |
| Erase Verify Flash Section   | t <sub>RD1SEC</sub>     | —                | —                    | 485              | t <sub>cyc</sub>  |
| Read Once  | t <sub>RDONCE</sub>     | —                | —                    | 464              | t <sub>cyc</sub>  |
| Program Flash (2 word)   | t <sub>PGM2</sub>       | 0.12             | 0.13                 | 0.31             | ms                |
| Program Flash (4 word)   | t <sub>PGM4</sub>       | 0.21             | 0.21                 | 0.49             | ms                |
| Program Once   | t <sub>PGMONCE</sub>    | 0.20             | 0.21                 | 0.21             | ms                |
| Erase All Blocks   | t <sub>ERSALL</sub>     | 95.42            | 100.18               | 100.30           | ms                |
| Erase Flash Block  | t <sub>ERSBLK</sub>     | 95.42            | 100.18               | 100.30           | ms                |
| Erase Flash Sector   | t <sub>ERSPG</sub>      | 19.10            | 20.05                | 20.09            | ms                |
| Unsecure Flash   | t <sub>UNSECU</sub>     | 95.42            | 100.19               | 100.31           | ms                |
| Verify Backdoor Access Key   | t <sub>VFYKEY</sub>     | —                | —                    | 482              | t <sub>cyc</sub>  |
| Set User Margin Level  | t <sub>MLOADU</sub>     | —                | -                    | 415              | t <sub>cyc</sub>  |
| FLASH Program/erase endurance $T_L$ to $T_H$<br>= -40 °C to 125 °C | N <sub>FLPE</sub>       | 10 k             | 100 k                |                  | Cycles            |

Table 10. Flash characteristics

Table continues on the next page ...



#### rempheral operating requirements and behaviors

| Characteristic  | Symbol             | Min <sup>1</sup> | Typical <sup>2</sup> | Max <sup>3</sup> | Unit <sup>4</sup> |
|---|--------------------|------------------|----------------------|------------------|-------------------|
| Data retention at an average junction<br>temperature of T <sub>Javg</sub> = 85°C after up to<br>10,000 program/erase cycles | t <sub>D_ret</sub> | 15               | 100                  |                  | years             |

#### Table 10. Flash characteristics (continued)

1. Minimum times are based on maximum  $f_{\text{NVMOP}}$  and maximum  $f_{\text{NVMBUS}}$ 

2. Typical times are based on typical  $f_{\text{NVMOP}}$  and maximum  $f_{\text{NVMBUS}}$ 

3. Maximum times are based on typical  $f_{\text{NVMOP}}$  and typical  $f_{\text{NVMBUS}}$  plus aging

4.  $t_{cyc} = 1 / f_{NVMBUS}$ 

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Flash Memory Module section in the reference manual.

## 5.4 Analog

### 5.4.1 ADC characteristics

 Table 11. 5 V 12-bit ADC operating conditions

| Characteri<br>stic               | Conditions   | Symbol            | Min               | Typ <sup>1</sup> | Max               | Unit | Comment            |
|----------------------------------|--|-------------------|-------------------|------------------|-------------------|------|--------------------|
| Supply                           | Absolute   | V <sub>DDA</sub>  | 2.7               | —                | 5.5               | V    |                    |
| voltage                          | Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDA</sub> )        | $\Delta V_{DDA}$  | -100              | 0                | +100              | mV   | _                  |
| Input<br>voltage                 |  | V <sub>ADIN</sub> | V <sub>REFL</sub> | _                | V <sub>REFH</sub> | V    | _                  |
| Input<br>capacitance             |  | C <sub>ADIN</sub> | —                 | 4.5              | 5.5               | pF   | _                  |
| Input<br>resistance              |  | R <sub>ADIN</sub> | —                 | 3                | 5                 | kΩ   | -                  |
| Analog<br>source                 | <ul> <li>12-bit mode</li> <li>f<sub>ADCK</sub> &gt; 4 MHz</li> </ul> | R <sub>AS</sub>   | _                 | _                | 2                 | kΩ   | External to<br>MCU |
| resistance                       | • f <sub>ADCK</sub> < 4 MHz  |                   | _                 | —                | 5                 |      |                    |
|                                  | <ul> <li>10-bit mode</li> <li>f<sub>ADCK</sub> &gt; 4 MHz</li> </ul> |                   | _                 | _                | 5                 |      |                    |
|                                  | • f <sub>ADCK</sub> < 4 MHz  |                   | —                 | _                | 10                |      |                    |
|                                  | 8-bit mode   |                   | _                 | —                | 10                |      |                    |
|                                  | (all valid f <sub>ADCK</sub> )                                       |                   |                   |                  |                   |      |                    |
| ADC                              | High speed (ADLPC=0)   | f <sub>ADCK</sub> | 0.4               | —                | 8.0               | MHz  | _                  |
| conversion<br>clock<br>frequency | Low power (ADLPC=1)  |                   | 0.4               | —                | 4.0               |      |                    |

1. Typical values assume  $V_{DDA} = 5.0 \text{ V}$ , Temp = 25°C,  $f_{ADCK}=1.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.




| Characteristic                          | Conditions                   | Symbol              | Min  | Typ <sup>1</sup>                  | Max  | Unit             |
|---|------------------------------|---------------------|------|-----------------------------------|------|------------------|
|   | Low power (ADLPC = 1)        |                     | 1.25 | 2                                 | 3.3  |                  |
| Conversion time (including sample time) | Short sample<br>(ADLSMP = 0) | t <sub>ADC</sub>    | _    | 20                                |      | ADCK cycles      |
|   | Long sample<br>(ADLSMP = 1)  |                     | _    | 40                                | _    |                  |
| Sample time                             | Short sample<br>(ADLSMP = 0) | t <sub>ADS</sub>    | -    | 3.5                               | _    | ADCK cycles      |
|   | Long sample<br>(ADLSMP = 1)  |                     | _    | 23.5                              | _    |                  |
| Total unadjusted Error <sup>2</sup>     | 12-bit mode                  | E <sub>TUE</sub>    | _    | ±3.0                              | _    | LSB <sup>3</sup> |
|   | 10-bit mode                  |                     | _    | ±1.0                              | ±6.0 |                  |
|   | 8-bit mode                   |                     | _    | ±0.8                              | _    |                  |
| Differential Non-                       | 12-bit mode                  | DNL                 | _    | ±1.2                              | _    | LSB <sup>3</sup> |
| Liniarity                               | 10-bit mode <sup>4</sup>     |                     | _    | ±0.3                              | ±4.0 |                  |
|   | 8-bit mode <sup>4</sup>      |                     | _    | ±0.15                             | _    |                  |
| Integral Non-Linearity                  | 12-bit mode                  | INL                 | _    | ±1.2                              | _    | LSB <sup>3</sup> |
|   | 10-bit mode                  |                     | _    | ±0.3                              | ±5.0 |                  |
|   | 8-bit mode                   |                     | _    | ±0.15                             | _    |                  |
| Zero-scale error <sup>5</sup>           | 12-bit mode                  | E <sub>ZS</sub>     | _    | ±1.2                              | _    | LSB <sup>3</sup> |
|   | 10-bit mode                  |                     | _    | ±0.15                             | ±6.0 |                  |
|   | 8-bit mode                   |                     | _    | ±0.3                              | _    |                  |
| Full-scale error <sup>6</sup>           | 12-bit mode                  | E <sub>FS</sub>     | _    | ±1.8                              | _    | LSB <sup>3</sup> |
|   | 10-bit mode                  |                     | _    | ±0.7                              | ±1.0 |                  |
|   | 8-bit mode                   |                     | _    | ±0.5                              | _    | 1                |
| Quantization error                      | ≤12 bit modes                | Eq                  | _    | _                                 | ±0.5 | LSB <sup>3</sup> |
| Input leakage error <sup>7</sup>        | all modes                    | EIL                 |      | I <sub>In</sub> x R <sub>AS</sub> |      | mV               |
| Temp sensor slope                       | -40 °C–25 °C                 | m                   | -    | 3.266                             |      | mV/°C            |
|   | 25 °C–125 °C                 |                     | —    | 3.638                             | —    |                  |
| Temp sensor voltage                     | 25 °C                        | V <sub>TEMP25</sub> | _    | 1.396                             | _    | V                |

# Table 12. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SSA}$ ) (continued)

1. Typical values assume  $V_{DDA}$  = 5.0 V, Temp = 25 °C, f<sub>ADCK</sub>=2.5 MHz under FBE mode and alternate clock source (ALTCLK) is selected as ADC clock.

2. Includes quantization

- 3. 1 LSB =  $(V_{REFH} V_{REFL})/2^N$
- 4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 5.  $V_{ADIN} = V_{SSA}$
- 6.  $V_{ADIN} = V_{DDA}$
- 7.  $I_{In}$  = leakage current (refer to DC characteristics)



NOTE: Not defined



# 6 Dimensions

## 6.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to **freescale.com** and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |  |
|--|-------------------------------|--|
| 16-pin TSSOP                             | 98ASH70247A                   |  |
| 24-pin QFN                               | 98ASA00474D                   |  |

# 7 Pinout

# 7.1 Signal multiplexing and pin assignments

For the pin muxing details see section Signal Multiplexing and Signal Descriptions of KEA8 Reference Manual.





# 8 Revision History

The following table provides a revision history for this document.

| Rev. No. | Date          | Substantial Changes   |
|----------|---------------|---|
| Rev. 1   | 11 March 2014 | Initial Release   |
| Rev. 2   | 18 June 2014  | <ul> <li>Parameter Classification section is removed.</li> <li>Classification column is removed from all the tables in the document.</li> <li>New section added - Supply current characteristics.</li> </ul>          |
| Rev. 3   | 18 July 2014  | <ul> <li>ESD handling ratings section is updated.</li> <li>Figures in DC characteristics section are updated.</li> <li>Specs updated in following tables: <ul> <li>Table 9.</li> <li>Table 12.</li> </ul> </li> </ul> |
| Rev. 4   | 03 Sept 2014  | Data Sheet type changed to     "Technical Data".  |

### Table 16. Revision History



#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex-M0+ are the registered trademarks of ARM Limited.

©2014 Freescale Semiconductor, Inc.

Document Number S9KEA8P44M48SF0 Revision 4, 09/2014



