



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | R8C |
| Core Size | 16-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, LINbus, SIO, SSU, UART/USART |
| Peripherals | POR, PWM, Voltage Detect, WDT |
| Number of I/O | 27 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 1.5К х 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V |
| Data Converters | A/D 12x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-LQFP |
| Supplier Device Package | 32-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21334tdfp-30 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/33T Group.

| | - | |
|--------------------------------------|----------------------------|---|
| Item | Function | Specification |
| CPU | Central processing unit | R8C CPU core • Number of fundamental instructions: 89 • Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 2.7 V to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 1.8 V to 5.5 V) • Multiplier: 16 bits \times 16 bits \rightarrow 32 bits • Multiply-accumulate instruction: 16 bits \times 16 bits + 32 bits \rightarrow 32 bits • Operation mode: Single-chip mode (address space: 1 Mbyte) |
| Memory | ROM, RAM, Data flash | Refer to Table 1.3 Product List for R8C/33T Group. |
| Power Supply Voltage Detection | Voltage detection circuit | Power-on reset Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable) |
| I/O Ports | Programmable I/O ports | Input-only: 1 pin CMOS I/O ports: 27, selectable pull-up resistor High current drive ports: 27 |
| Clock | Clock generation circuits | 3 circuits: XIN clock oscillation circuit, High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator Oscillation stop detection: XIN clock oscillation stop detection function Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 Low power consumption modes: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode |
| Interrupts | | Number of interrupt vectors: 69 External Interrupt: 7 (INT × 4, Key input × 4) Priority levels: 7 levels |
| Watchdog Tim | er | 14 bits × 1 (with prescaler) Reset start selectable Low-speed on-chip oscillator for watchdog timer selectable |
| DTC (Data Tra | nsfer Controller) | 1 channel Activation sources: 22 Transfer modes: 2 (normal mode, repeat mode) |
| Timer | Timer RA | 8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode |
| | Timer RB | 8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one- shot generation mode |
| | Timer RC | 16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin) |

Table 1.1Specifications for R8C/33T Group (1)



| Item | Function | Specification | | |
|--|-------------------|--|--|--|
| Serial UART0 | | Clock synchronous serial I/O/UART | | |
| Interface | UART2 | Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), SSU mode, multiprocessor communication function | | |
| LIN Module Hardware LIN: 1 (timer RA, UART0) | | Hardware LIN: 1 (timer RA, UART0) | | |
| A/D Converter | | 10-bit resolution \times 12 channels, includes sample and hold function, with sweep mode | | |
| Sensor Contro | l Unit | System CH x 3, electrostatic capacitive touch detection x 18 | | |
| Flash Memory | | Programming and erasure voltage: VCC = 2.7 V to 5.5 V Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) Program security: ROM code protect, ID code check Debug functions: On-chip debug, on-board flash rewrite function Background operation (BGO) function | | |
| Operating Free Voltage | quency/Supply | f(XIN) = 20 MHz (VCC = 2.7 V to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 V to 5.5 V) | | |
| Current Consumption | | Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 μ A (VCC = 3.0 V, wait mode) Typ. 2.0 μ A (VCC = 3.0 V, stop mode) | | |
| Operating Amb | pient Temperature | -20 to 85°C (N version) | | |
| Package 32-pin LQFP Package code: PLQP0032GB-A (previous code: 32P6U-A) | | | | |

Table 1.2 Specifications for R8C/33T Group (2)



Current of Apr 2011

1.2 Product List

Table 1.3 lists Product List for R8C/33T Group. Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/33T Group.

| Part No. | ROM Capacity | | RAM | Package Type | Remarks | |
|-----------------|--------------|-------------|-----------------------|--------------|---------------------------------------|--|
| Fait NO. | Program ROM | Data flash | Capacity Fackage Type | | Remarks | |
| R5F21334TNFP | 16 Kbytes | 1 Kbyte × 4 | 1.5 Kbytes | PLQP0032GB-A | N version | |
| R5F21335TNFP | 24 Kbytes | 1 Kbyte × 4 | 2 Kbytes | PLQP0032GB-A | | |
| R5F21336TNFP | 32 Kbytes | 1 Kbyte × 4 | 2.5 Kbytes | PLQP0032GB-A | | |
| R5F21334TNXXXFP | 16 Kbytes | 1 Kbyte × 4 | 1.5 Kbytes | PLQP0032GB-A | N version | |
| R5F21335TNXXXFP | 24 Kbytes | 1 Kbyte × 4 | 2 Kbytes | PLQP0032GB-A | Factory- | |
| R5F21336TNXXXFP | 32 Kbytes | 1 Kbyte × 4 | 2.5 Kbytes | PLQP0032GB-A | programming product ⁽¹⁾ | |

Table 1.3 Product List for R8C/33T Group

Note:

1. The user ROM is programmed before shipment.




Figure 1.1 Part Number, Memory Size, and Package of R8C/33T Group



1.3 **Block Diagram**

Figure 1.2 shows a Block Diagram.





Figure 1.2 **Block Diagram**



2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.





2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



| Address | Register | Symbol | After Reset |
|-----------------|--|--------------------|-------------|
| 003Ah | Voltage Monitor 2 Circuit Control Register | VW2C | 10000010b |
| 003Bh | | | |
| 003Ch | | | |
| 003Dh | | | |
| 003Eh | | | |
| 003Fh | | | |
| 0040h | | | |
| 0041h | Flash Memory Ready Interrupt Control Register | FMRDYIC | XXXXX000b |
| 0042h | | | |
| 0043h | | | |
| 0044h | | | |
| 0045h 0046h | | | |
| 0046h | Timer RC Interrupt Control Register | TRCIC | XXXXX000b |
| 004711 0048h | | ТКСС | ~~~~~000b |
| 0049h | | | |
| 004Ah | | | |
| 004Bh | UART2 Transmit Interrupt Control Register | S2TIC | XXXXX000b |
| 004Ch | UART2 Receive Interrupt Control Register | S2RIC | XXXXX000b |
| 004Dh | Key Input Interrupt Control Register | KUPIC | XXXXX000b |
| 004Eh | A/D Conversion Interrupt Control Register | ADIC | XXXXX000b |
| 004Fh | - | İ | |
| 0050h | | | |
| 0051h | UART0 Transmit Interrupt Control Register | SOTIC | XXXXX000b |
| 0052h | UART0 Receive Interrupt Control Register | SORIC | XXXXX000b |
| 0053h | | | |
| 0054h | | | |
| 0055h | INT2 Interrupt Control Register | INT2IC | XX00X000b |
| 0056h | Timer RA Interrupt Control Register | TRAIC | XXXXX000b |
| 0057h | | 75510 | |
| 0058h | Timer RB Interrupt Control Register | TRBIC | XXXXX000b |
| 0059h | INT1 Interrupt Control Register | INT1IC | XX00X000b |
| 005Ah 005Bh | INT3 Interrupt Control Register | INT3IC | XX00X000b |
| 005Bh | | | |
| 005Ch | INT0 Interrupt Control Register | INTOIC | XX00X000b |
| 005Eh | UART2 Bus Collision Detection Interrupt Control Register | U2BCNIC | XXXXX000b |
| 005Fh | OARTZ Bus Comsion Detection Interrupt Control Register | OZBEINE | |
| 0060h | | | |
| 0061h | | | |
| 0062h | | | |
| 0063h | | | |
| 0064h | | | |
| 0065h | | | |
| 0066h | | | |
| 0067h | | | |
| 0068h | | | |
| 0069h | | | |
| 006Ah | Sensor Control Unit Interrupt Control Register | SCUIC | XXXXX000b |
| 006Bh | | | |
| 006Ch | | | |
| 006Dh | | | |
| 006Eh | | | |
| 006Fh | | | |
| 0070h | | | |
| 0071h 0072h | Voltage Monitor 1 Interrupt Control Register | VCMP1IC | XXXXX000b |
| 0072h 0073h | Voltage Monitor 1 Interrupt Control Register | VCMP1IC VCMP2IC | XXXXX000b |
| 0073h 0074h | volage wontor 2 interrupt control Register | VCIVIFZIC | ~~~~~ |
| 007411 0075h | | | |
| 0076h | | | |
| 0077h | | | |
| 0078h | | | |
| 0079h | | | |
| 007Ah | | İ | |
| 007Bh | | | |
| 007Ch | | | |
| 007Dh | | | |
| 007Eh | | | |
| 007Fh | | | |
| | | | |

SFR Information (2) ⁽¹⁾ Table 4.2

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



| Address | Bogistor | Symbol | After Reset |
|---|---|------------------|------------------|
| 0080h | Register DTC Activation Control Register | DTCTL | 00h |
| 0080h | | DICIE | 0011 |
| 0081h | | | |
| 0082h | | | |
| 0084h | | | |
| 0085h | | | |
| 0086h | | | |
| 0087h | | | |
| 0087h | DTC Activation Enable Provinter 0 | DTCEN0 | 00h |
| 0089h | DTC Activation Enable Register 0 DTC Activation Enable Register 1 | DTCEN0 | 00h |
| 0089h | DTC Activation Enable Register 2 | DTCEN1 DTCEN2 | 00h |
| 008An | DTC Activation Enable Register 3 | DTCEN2 | 00h |
| 008Ch | DTC ACtivation Enable Register 5 | DICENS | 0011 |
| 008Ch | DTC Activation Enable Register 5 | DTCEN5 | 00h |
| | DTC Activation Enable Register 6 | DTCENS DTCEN6 | 00h |
| 008Eh 008Fh | | DICENO | oon |
| | | | |
| 0090h | | | |
| 0091h | | | |
| 0092h | | | |
| 0093h | | | |
| 0094h | | | |
| 0095h | | | |
| 0096h | | | |
| 0097h | | | |
| 0098h | | | |
| 0099h | | | |
| 009Ah | | | |
| 009Bh | | | |
| 009Ch | | | |
| 009Dh | | | |
| 009Eh | | | |
| 009Fh | | | |
| 00A0h | UART0 Transmit/Receive Mode Register | U0MR | 00h |
| 00A1h | UART0 Bit Rate Register | U0BRG | XXh |
| 00A2h | UART0 Transmit Buffer Register | U0TB | XXh |
| 00A3h | | | XXh |
| 00A4h | UART0 Transmit/Receive Control Register 0 | U0C0 | 00001000b |
| 00A5h | UART0 Transmit/Receive Control Register 1 | U0C1 | 00000010b |
| 00A6h | UART0 Receive Buffer Register | UORB | XXh |
| 00A7h | | | XXh |
| 00A8h | UART2 Transmit/Receive Mode Register | U2MR | 00h |
| 00A9h | UART2 Bit Rate Register | U2BRG | XXh |
| 00AAh | UART2 Transmit Buffer Register | U2TB | XXh |
| 00ABh | | _ | XXh |
| 00ACh | UART2 Transmit/Receive Control Register 0 | U2C0 | 00001000b |
| 00ADh | UART2 Transmit/Receive Control Register 1 | U2C1 | 00000010b |
| 00AEh | UART2 Receive Buffer Register | U2RB | XXh |
| 00AFh | | 02.02 | XXh |
| 00B0h | UART2 Digital Filter Function Select Register | URXDF | 00h |
| 00B0h | | | |
| | | | |
| 00R2h | | | |
| 00B2h 00B3h | | | |
| 00B3h | | | |
| 00B3h 00B4h | | | |
| 00B3h 00B4h 00B5h | | | |
| 00B3h 00B4h 00B5h 00B6h | | | |
| 00B3h 00B4h 00B5h 00B6h 00B7h | | | |
| 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h | | | |
| 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h | | | |
| 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh | | | |
| 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh | UART2 Special Mode Register 5 | U2SMR5 | 00h |
| 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh 00BCh | UART2 Special Mode Register 4 | U2SMR4 | 00h |
| 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BAh 00BBh 00BCh | UART2 Special Mode Register 4 UART2 Special Mode Register 3 | U2SMR4 U2SMR3 | 00h 000X0X0Xb |
| 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh 00BCh | UART2 Special Mode Register 4 | U2SMR4 | 00h |

Table 4.3SFR Information (3) (1)

X: Undefined Note:



| Address | Degister | Cumhal | After Deset |
|---------|--|---------|-------------|
| Address | Register | Symbol | After Reset |
| 0100h | Timer RA Control Register | TRACR | 00h |
| 0101h | Timer RA I/O Control Register | TRAIOC | 00h |
| 0102h | Timer RA Mode Register | TRAMR | 00h |
| 0103h | Timer RA Prescaler Register | TRAPRE | FFh |
| 0104h | Timer RA Register | TRA | FFh |
| 0105h | LIN Control Register 2 | LINCR2 | 00h |
| | LIN Control Register | | |
| 0106h | | LINCR | 00h |
| 0107h | LIN Status Register | LINST | 00h |
| 0108h | Timer RB Control Register | TRBCR | 00h |
| 0109h | Timer RB One-Shot Control Register | TRBOCR | 00h |
| 010Ah | Timer RB I/O Control Register | TRBIOC | 00h |
| 010Bh | Timer RB Mode Register | TRBMR | 00h |
| | | | |
| 010Ch | Timer RB Prescaler Register | TRBPRE | FFh |
| 010Dh | Timer RB Secondary Register | TRBSC | FFh |
| 010Eh | Timer RB Primary Register | TRBPR | FFh |
| 010Fh | | | |
| 0110h | | | |
| 0111h | | | |
| | | | |
| 0112h | | | |
| 0113h | | | |
| 0114h | | | |
| 0115h | | | |
| 0116h | | | |
| 0117h | | | l |
| | | | |
| 0118h | | | |
| 0119h | | | |
| 011Ah | | | |
| 011Bh | | | |
| 011Ch | | | |
| 011Dh | | | |
| | | | |
| 011Eh | | | |
| 011Fh | | | |
| 0120h | Timer RC Mode Register | TRCMR | 01001000b |
| 0121h | Timer RC Control Register 1 | TRCCR1 | 00h |
| 0122h | Timer RC Interrupt Enable Register | TRCIER | 01110000b |
| 0123h | Timer RC Status Register | TRCSR | 01110000b |
| 0123h | | TRCIOR0 | 10001000b |
| | Timer RC I/O Control Register 0 | | |
| 0125h | Timer RC I/O Control Register 1 | TRCIOR1 | 10001000b |
| 0126h | Timer RC Counter | TRC | 00h |
| 0127h | | | 00h |
| 0128h | Timer RC General Register A | TRCGRA | FFh |
| 0129h | | | FFh |
| | Timer RC General Register B | TRCGRB | |
| 012Ah | | INUGRD | FFh |
| 012Bh | | | FFh |
| 012Ch | Timer RC General Register C | TRCGRC | FFh |
| 012Dh | | | FFh |
| 012Eh | Timer RC General Register D | TRCGRD | FFh |
| 012Fh | Ĭ | | FFh |
| 0121 h | Timer RC Control Register 2 | TRCCR2 | 00011000b |
| | | | |
| 0131h | Timer RC Digital Filter Function Select Register | TRCDF | 00h |
| 0132h | Timer RC Output Master Enable Register | TRCOER | 01111111b |
| 0133h | Timer RC Trigger Control Register | TRCADCR | 00h |
| 0134h | | | |
| 0135h | | | 1 |
| 0136h | | | |
| 0130h | | | l |
| | | | |
| 0138h | | | |
| 0139h | | | <u> </u> |
| 013Ah | | | |
| 013Bh | | | 1 |
| 013Ch | | | |
| 013Dh | | | l |
| | | | |
| 013Eh | | | |
| 013Fh | | | |
| | | | |

Table 4.5SFR Information (5) (1)

Note:

| Address | Register | Symbol | After Reset |
|---------|----------|--------|-------------|
| 0140h | | | |
| 0141h | | | |
| 0142h | | | |
| 0143h | | | |
| 0144h | | | |
| 0145h | | | |
| 0146h | | | |
| 0147h | | | |
| 0148h | | | |
| 0149h | | | |
| 014Ah | | | |
| 014Bh | | | |
| 014Ch | | | |
| 014Dh | | | |
| 014Eh | | | |
| 014Fh | | | |
| 0150h | | | |
| 0151h | | | |
| 0152h | | | |
| 0153h | | | 1 |
| 0154h | | 1 | 1 |
| 0155h | | | |
| 0156h | | | |
| 0157h | | | |
| 0158h | | | |
| 0159h | | | |
| 015Ah | | | |
| 015Bh | | | |
| 015Ch | | | |
| 015Dh | | | |
| 015Eh | | | |
| 015Eh | | | |
| 0160h | | | |
| 0161h | | | |
| 0162h | | | |
| 0162h | | | |
| 0164h | | | |
| 0165h | | | |
| 0166h | | | |
| 0166h | | | |
| | | | |
| 0168h | | | |
| 0169h | | | |
| 016Ah | | | |
| 016Bh | | | |
| 016Ch | | | |
| 016Dh | | | |
| 016Eh | | | |
| 016Fh | | | |
| 0170h | | | |
| 0171h | | | |
| 0172h | | | |
| 0173h | | | |
| 0174h | | | |
| 0175h | | | |
| 0176h | | | |
| 0177h | | | |
| 0178h | | | |
| 0179h | | | |
| 017Ah | | | |
| 017Bh | | | |
| 017Ch | | | |
| 017Dh | | 1 | 1 |
| 017Eh | | | |
| 017Eh | | | |
| Note: | | 1 | |

| Table 4.6 | SFR Information (6) ⁽¹⁾ |
|-----------|------------------------------------|
|-----------|------------------------------------|

Note:

| Address | Register | Symbol | After Reset |
|----------------|---|--------------|-------------|
| 01C0h | Address Match Interrupt Register 0 | RMAD0 | XXh |
| 01C1h | | | XXh |
| 01C2h | | | 0000XXXXb |
| 01C3h | Address Match Interrupt Enable Register 0 | AIER0 | 00h |
| 01C4h | Address Match Interrupt Register 1 | RMAD1 | XXh |
| | Address Match Interrupt Register 1 | RIVIADI | |
| 01C5h | | | XXh |
| 01C6h | | | 0000XXXXb |
| 01C7h | Address Match Interrupt Enable Register 1 | AIER1 | 00h |
| 01C8h | | | |
| 01C9h | | | |
| 01CAh | | | |
| 01CBh | | | |
| 01CCh | | | |
| 01CDh | | | |
| 01CEh | | | |
| 01CFh | | | |
| 01D0h | | | |
| 01D1h | | | |
| 01D1h 01D2h | | | |
| 01D2h 01D3h | | | |
| | | | |
| 01D4h | | | |
| 01D5h | | | |
| 01D6h | | | |
| 01D7h | | | |
| 01D8h | | | |
| 01D9h | | | |
| 01DAh | | | |
| 01DBh | | | |
| 01DCh | | | |
| 01DDh | | | |
| 01DEh | | | |
| 01DFh | | | |
| 01E0h | Pull-Up Control Register 0 | PUR0 | 00h |
| 01E1h | Pull-Up Control Register 1 | PUR1 | 00h |
| 01E2h | | | 0011 |
| 01E2h | | | |
| | | | |
| 01E4h | | | |
| 01E5h | | | |
| 01E6h | | | |
| 01E7h | | | |
| 01E8h | | | |
| 01E9h | | | |
| 01EAh | | | |
| 01EBh | | | |
| 01ECh | | | |
| 01EDh | | | |
| 01EEh | | | |
| 01EFh | | | |
| | Port P1 Drive Capacity Control Register | P1DRR | 00h |
| 01F1h | Port P2 Drive Capacity Control Register | P2DRR | 00h |
| 01F2h | Drive Capacity Control Register 0 | DRR0 | 00h |
| 01F3h | Drive Capacity Control Register 0 | DRR1 | 00h |
| 01F4h | | | 0011 |
| 01F5h | Input Threshold Control Register 0 | VLT0 | 00h |
| 01F5h | Input Threshold Control Register 0 | VLT0 VLT1 | |
| 01500 | | VLII | 00h |
| 01F7h | | | |
| 01F8h | | | |
| 01F9h | | | 0.01 |
| 01FAh | External Input Enable Register 0 | INTEN | 00h |
| 01FBh | | | |
| 01FCh | INT Input Filter Select Register 0 | INTF | 00h |
| 01FDh | | | |
| 01FEh | Key Input Enable Register 0 | KIEN | 00h |
| 01FFh | - | | |
| X: Undefined | | 1 | |

Table 4.8SFR Information (8) (1)

X: Undefined

Note:



| Address | Area Name | Symbol | After Reset |
|---------|-----------------------------------|--------|-------------|
| | | | |
| FFDBh | Option Function Select Register 2 | OFS2 | (Note 1) |
| : | | | |
| FFDFh | ID1 | | (Note 2) |
| : | | | |
| FFE3h | ID2 | | (Note 2) |
| | | | |
| FFEBh | ID3 | | (Note 2) |
| : | | | |
| FFEFh | ID4 | | (Note 2) |
| : | | | |
| FFF3h | ID5 | | (Note 2) |
| : | | | |
| FFF7h | ID6 | | (Note 2) |
| : | | | |
| FFFBh | ID7 | | (Note 2) |
| : | | | |
| FFFFh | Option Function Select Register | OFS | (Note 1) |

Table 4.13 ID Code Areas and Option Function Select Area

Notes:

 The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.

2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.



| Symbol | Parameter | | Conditions | | Standard | | | Unit |
|---------------|---------------------------|------------------------|---|---------------------------------------|----------|------|------|-------|
| Symbol | Falailletei | | Cond | luons | Min. | Тур. | Max. | Offic |
| _ | Resolution | | Vref = AVcc | Vref = AVcc | | | 10 | Bit |
| | Absolute accuracy | 10-bit mode | Vref = AVcc = 5.0 V | AN0 to AN7 input AN8 to AN11 input | | — | ±3 | LSB |
| | | | Vref = AVcc = 3.3 V | AN0 to AN7 input AN8 to AN11 input | _ | — | ±5 | LSB |
| | | | Vref = AVcc = 3.0 V | AN0 to AN7 input AN8 to AN11 input | | — | ±5 | LSB |
| | | | Vref = AVcc = 2.2 V | AN0 to AN7 input AN8 to AN11 input | | — | ±5 | LSB |
| | | 8-bit mode | Vref = AVcc = 5.0 V | AN0 to AN7 input AN8 to AN11 input | _ | _ | ±2 | LSB |
| | | | Vref = AVcc = 3.3 V | AN0 to AN7 input AN8 to AN11 input | | - | ±2 | LSB |
| | | | Vref = AVcc = 3.0 V | AN0 to AN7 input AN8 to AN11 input | | — | ±2 | LSB |
| | | | Vref = AVcc = 2.2 V | AN0 to AN7 input AN8 to AN11 input | _ | _ | ±2 | LSB |
| φAD | A/D conversion clock | | 4.0 V \leq Vref = AVcc \leq 5.5 V $^{(2)}$ | | 2 | _ | 20 | MHz |
| | | | $3.2 \text{ V} \leq \text{Vref} = \text{AVcc} \leq 5.5 \text{ V}^{(2)}$ | | 2 | | 16 | MHz |
| | | | $2.7 \text{ V} \leq \text{Vref} = \text{AVcc} \leq$ | 5.5 V ⁽²⁾ | 2 | | 10 | MHz |
| | | | $2.2 \text{ V} \leq \text{Vref} = \text{AVcc} \leq 5.5 \text{ V}^{(2)}$ | | 2 | | 5 | MHz |
| — | Tolerance level impedance | e | | | | 3 | — | kΩ |
| t CONV | Conversion time | 10-bit mode | Vref = AVcc = 5.0 V, ¢ | AD = 20 MHz | 2.2 | | | μS |
| | | 8-bit mode | Vref = AVcc = 5.0 V, ¢ | AD = 20 MHz | 2.2 | _ | _ | ms |
| tSAMP | Sampling time | | φAD = 20 MHz | | 0.8 | — | — | μS |
| IVref | Vref current | | $Vcc = 5.0 V$, XIN = f1 = $\phi AD = 20 MHz$ | | _ | 45 | | μΑ |
| Vref | Reference voltage | | | | 2.2 | — | AVcc | V |
| Via | Analog input voltage (3) | voltage ⁽³⁾ | | 0 | | Vref | V | |
| OCVREF | On-chip reference voltage | | $2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MHz}$ | Z | 1.19 | 1.34 | 1.49 | V |

Table 5.3 A/D Converter Characteristics

Notes:

1. Vcc/AVcc = Vref = 2.2 V to 5.5 V, Vss = 0 V at Topr = -20° C to 85° C (N version), unless otherwise specified.

2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-consumption current mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.



| Symbol | Parameter | Condition | | Unit | | |
|---------|--|---|------|------|------|------|
| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
| Vdet0 | Voltage detection level Vdet0_0 ⁽²⁾ | | 1.80 | 1.90 | 2.05 | V |
| | Voltage detection level Vdet0_1 ⁽²⁾ | | 2.15 | 2.35 | 2.50 | V |
| | Voltage detection level Vdet0_2 (2) | | 2.70 | 2.85 | 3.05 | V |
| | Voltage detection level Vdet0_3 ⁽²⁾ | | 3.55 | 3.80 | 4.05 | V |
| _ | Voltage detection 0 circuit response time ⁽⁴⁾ | At the falling of Vcc from 5 V to $(Vdet0_0 - 0.1) V$ | — | 6 | 150 | μS |
| _ | Voltage detection circuit self power consumption | VCA25 = 1, Vcc = 5.0 V | — | 1.5 | | μA |
| td(E-A) | Waiting time until voltage detection circuit operation starts ⁽³⁾ | | — | — | 100 | μS |

| Table 5.6 | Voltage Detection 0 Circuit Electrical Characteristics |
|-----------|--|
| | |

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = -20° C to 85°C (N version).

2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

| Table 5.7 | Voltage Detection 1 Circuit Electrical Characteristics |
|-----------|--|
|-----------|--|

| Symbol | Deremeter | Condition | | Unit | | |
|---------|--|---|------|------|------|----|
| Symbol | Parameter | Condition | Min. | Тур. | Max. | |
| Vdet1 | Voltage detection level Vdet1_0 ⁽²⁾ | At the falling of Vcc | 2.00 | 2.20 | 2.40 | V |
| | Voltage detection level Vdet1_1 ⁽²⁾ | At the falling of Vcc | 2.15 | 2.35 | 2.55 | V |
| | Voltage detection level Vdet1_2 ⁽²⁾ | At the falling of Vcc | 2.30 | 2.50 | 2.70 | V |
| | Voltage detection level Vdet1_3 ⁽²⁾ | At the falling of Vcc | 2.45 | 2.65 | 2.85 | V |
| | Voltage detection level Vdet1_4 ⁽²⁾ | At the falling of Vcc | 2.60 | 2.80 | 3.00 | V |
| | Voltage detection level Vdet1_5 ⁽²⁾ | At the falling of Vcc | 2.75 | 2.95 | 3.15 | V |
| | Voltage detection level Vdet1_6 ⁽²⁾ | At the falling of Vcc | 2.85 | 3.10 | 3.40 | V |
| | Voltage detection level Vdet1_7 ⁽²⁾ | At the falling of Vcc | 3.00 | 3.25 | 3.55 | V |
| | Voltage detection level Vdet1_8 ⁽²⁾ | At the falling of Vcc | 3.15 | 3.40 | 3.70 | V |
| | Voltage detection level Vdet1_9 ⁽²⁾ | At the falling of Vcc | 3.30 | 3.55 | 3.85 | V |
| | Voltage detection level Vdet1_A (2) | At the falling of Vcc | 3.45 | 3.70 | 4.00 | V |
| | Voltage detection level Vdet1_B (2) | At the falling of Vcc | 3.60 | 3.85 | 4.15 | V |
| | Voltage detection level Vdet1_C (2) | At the falling of Vcc | 3.75 | 4.00 | 4.30 | V |
| | Voltage detection level Vdet1_D (2) | At the falling of Vcc | 3.90 | 4.15 | 4.45 | V |
| | Voltage detection level Vdet1_E (2) | At the falling of Vcc | 4.05 | 4.30 | 4.60 | V |
| | Voltage detection level Vdet1_F (2) | At the falling of Vcc | 4.20 | 4.45 | 4.75 | V |
| _ | Hysteresis width at the rising of Vcc in voltage | Vdet1_0 to Vdet1_5 selected | _ | 0.07 | | V |
| | detection 1 circuit | Vdet1_6 to Vdet1_F selected | — | 0.10 | _ | V |
| _ | Voltage detection 1 circuit response time (3) | At the falling of Vcc from 5 V to $(Vdet1_0 - 0.1) V$ | _ | 60 | 150 | μS |
| _ | Voltage detection circuit self power consumption | VCA26 = 1, Vcc = 5.0 V | — | 1.7 | | μA |
| td(E-A) | Waiting time until voltage detection circuit operation starts ⁽⁴⁾ | | | | 100 | μs |

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = -20° C to 85° C (N version).

2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.

3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.



| Symbol | Parameter | Condition | | Unit | | |
|---------|--|---|------|------|------|------|
| Symbol | Faranielei | Condition | Min. | Тур. | Max. | Unit |
| Vdet2 | Voltage detection level Vdet2_0 | At the falling of Vcc | 3.70 | 4.00 | 4.30 | V |
| _ | Hysteresis width at the rising of Vcc in voltage detection 2 circuit | | — | 0.10 | — | V |
| | Voltage detection 2 circuit response time ⁽²⁾ | At the falling of Vcc from 5 V to $(Vdet2_0 - 0.1)$ V | — | 20 | 150 | μS |
| — | Voltage detection circuit self power consumption | VCA27 = 1, Vcc = 5.0 V | | 1.7 | | μA |
| td(E-A) | Waiting time until voltage detection circuit operation starts ⁽³⁾ | | — | — | 100 | μS |

Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

Notes:

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = -20° C to 85° C (N version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.9 Power-on Reset Circuit ⁽²⁾

| Symbol | Parameter | Condition | Standard | | | l loit |
|--------|----------------------------------|-----------|----------|------|-------|---------|
| | Falameter | Condition | Min. | Тур. | Max. | Unit |
| trth | External power Vcc rise gradient | (Note 1) | 0 | — | 50000 | mV/msec |

Notes:

1. The measurement condition is Topr = -20°C to 85°C (N version), unless otherwise specified.

2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.




Figure 5.3 Power-on Reset Circuit Electrical Characteristics



| Symbol | Parameter | | Standard | | |
|----------|---------------------------|------|----------|------|--|
| Symbol | Farameter | Min. | Max. | Unit | |
| tc(CK) | CLKi input cycle time | 200 | — | ns | |
| tW(CKH) | CLKi input "H" width | 100 | _ | ns | |
| tW(CKL) | CLKi input "L" width | 100 | _ | ns | |
| td(C-Q) | TXDi output delay time | — | 50 | ns | |
| th(C-Q) | TXDi hold time | 0 | _ | ns | |
| tsu(D-C) | RXDi input setup time | 50 | - | ns | |
| th(C-D) | RXDi input hold time 90 — | | | | |

i = 0 to 2




Figure 5.6 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.18 External Interrupt INTi (i = 0 to 3) Input, Key Input Interrupt Kli (i = 0 to 3)

| Symbol | Parameter | | Standard | | |
|---------|---|--------------------|----------|------|--|
| Symbol | Falameter | Min. | Max. | Unit | |
| tw(INH) | INTi input "H" width, Kli input "H" width | 250 ⁽¹⁾ | _ | ns | |
| tw(INL) | INTi input "L" width, Kli input "L" width | 250 ⁽²⁾ | | ns | |

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 5.7 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V

| Symbol | | Parameter | Conditio | ~ | | Standard | | Unit |
|---------|---------------------|--|-----------------------|---------------|-----------|----------|------|------|
| Symbol | i alametei | | Condition | | Min. | Тур. | Max. | Unit |
| Vон | Output "H" | Other than XOUT | Drive capacity High | Iон = -5 mA | Vcc - 0.5 | _ | Vcc | V |
| | voltage | | Drive capacity Low | Іон = -1 mA | Vcc - 0.5 | — | Vcc | V |
| | | XOUT | | Іон = –200 μА | 1.0 | — | Vcc | V |
| Vol | Output "L" | Other than XOUT | Drive capacity High | lo∟ = 5 mA | — | _ | 0.5 | V |
| | voltage | | Drive capacity Low | lo∟ = 1 mA | — | _ | 0.5 | V |
| | | XOUT | | IoL = 200 μA | — | _ | 0.5 | V |
| VT+-VT- | Hysteresis | INTO, INT1, INT2, INT3, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SCL2, SDA2 | Vcc = 3.0 V | | 0.1 | 0.4 | | V |
| | | RESET | Vcc = 3.0 V | | 0.1 | 0.5 | — | V |
| Ін | Input "H" cu | rrent | VI = 3 V, Vcc = 3.0 V | | — | — | 4.0 | μΑ |
| lı∟ | Input "L" cu | rrent | VI = 0 V, Vcc = 3.0 V | | — | _ | -4.0 | μΑ |
| RPULLUP | Pull-up resis | stance | VI = 0 V, Vcc = 3.0 V | | 42 | 84 | 168 | kΩ |
| Rfxin | Feedback resistance | XIN | | | — | 0.3 | — | MΩ |
| Vram | RAM hold v | oltage | During stop mode | | 1.8 | _ | _ | V |

| Table 5.19 | Electrical Characteristics (3) [2.7 V \leq Vcc $<$ 4.2 V] |
|------------|---|
|------------|---|

Note:

1. 2.7 V \leq Vcc < 4.2 V at Topr = -20°C to 85°C (N version), f(XIN) = 10 MHz, unless otherwise specified.



| Table 5 | .20 | Characteristics (4) [2.7 V \leq Vcc $<$ 3.3 V] $^{\circ}$ C to 85 $^{\circ}$ C (N version), unless otherwise specified.) |
|---------|-----|---|
| 1 | | |

| Currente - I | Doromotor | Condition | | Standard | | | Linit |
|---------------|---|---|---|----------------|-----|-----|-------|
| Symbol Icc | Parameter Power supply current (Vcc = 2.7 V to 3.3 V) Single-chip mode, output pins are open, | Condition | | Min. Typ. Max. | | Uni | |
| | | High-speed clock mode | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | _ | 3.5 | 10 | mA |
| | other pins are Vss | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 1.5 | 7.5 | mA |
| | | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division | | 7 | 15 | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 3 | | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division | _ | 4 | | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 1.5 | | m/ |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTTRD = MSTTRC = 1 | _ | 1 | | m/ |
| | | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0 | _ | 90 | 390 | μΑ |
| | | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | _ | 15 | 90 | μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | _ | 4 | 80 | μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | _ | 3.5 | _ | μA |
| | | Stop mode | XIN clock off, Topr = 25° C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | | 2 | 5.0 | μA |
| | | | XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | - | 5 | _ | μA |



| Table 5.26 | Electrical Characteristics (6) [1.8 V \leq Vcc $<$ 2.7 V] |
|------------|---|
| | (Topr = -20° C to 85° C (N version), unless otherwise specified.) |

| Symbol | Parameter | Condition | Standard | | | Unit | |
|--------|--|--------------------------|---|------|------|------|------|
| Symbol | | | | Min. | Тур. | Max. | Unit |
| Icc | Power supply current (Vcc = 1.8 V to 2.7 V) Single-chip mode, output pins are open, | High-speed clock mode | XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | | 2.2 | _ | mA |
| | on-chip oscillator mode Low-speed on-chip oscillator mode | | XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 0.8 | — | mA |
| | | oscillator | XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division | _ | 2.5 | 10 | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | | 1.7 | | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTTRD = MSTTRC = 1 | _ | 1 | | mA |
| | | oscillator | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0 | | 90 | 300 | μA |
| | | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | _ | 15 | 90 | μΑ |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | _ | 4 | 80 | μA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 | _ | 3.5 | | μΑ |
| | | Stop mode | XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | _ | 2 | 5 | μA |
| | | | XIN clock off, Topr = 85° C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | _ | 5 | | μΑ |



| Table 5.29 S | erial Interface |
|--------------|-----------------|
|--------------|-----------------|

| Cumbal | Parameter | Star | Unit | | |
|----------|------------------------|------|------|------|--|
| Symbol | Parameter | | Max. | Unit | |
| tc(CK) | CLKi input cycle time | 800 | | ns | |
| tw(CKH) | CLKi input "H" width | 400 | | ns | |
| tW(CKL) | CLKi input "L" width | 400 | | ns | |
| td(C-Q) | TXDi output delay time | — | 200 | ns | |
| th(C-Q) | TXDi hold time | 0 | | ns | |
| tsu(D-C) | RXDi input setup time | 150 | — | ns | |
| th(C-D) | RXDi input hold time | 90 | _ | ns | |

i = 0 to 2




Figure 5.14 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.30 External Interrupt INTi (i = 0 to 3) Input, Key Input Interrupt Kli (i = 0 to 3)

| Symbol | Parameter | | Standard | | |
|---------|---|----------|----------|------|--|
| | Falameter | Min. | Max. | Unit | |
| tw(INH) | INTi input "H" width, Kli input "H" width | 1000 (1) | _ | ns | |
| tw(INL) | INTi input "L" width, Kli input "L" width | 1000 (2) | 1 | ns | |

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.15 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V