



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

2 0 0 0 0 0	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	27
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21336tnfp-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/33T Group.

	-	
Item	Function	Specification
CPU	Central processing unit	R8C CPU core • Number of fundamental instructions: 89 • Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 2.7 V to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 1.8 V to 5.5 V) • Multiplier: 16 bits \times 16 bits \rightarrow 32 bits • Multiply-accumulate instruction: 16 bits \times 16 bits + 32 bits \rightarrow 32 bits • Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data flash	Refer to Table 1.3 Product List for R8C/33T Group.
Power Supply Voltage Detection	Voltage detection circuit	 Power-on reset Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable)
I/O Ports	Programmable I/O ports	 Input-only: 1 pin CMOS I/O ports: 27, selectable pull-up resistor High current drive ports: 27
Clock	Clock generation circuits	 3 circuits: XIN clock oscillation circuit, High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator Oscillation stop detection: XIN clock oscillation stop detection function Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 Low power consumption modes: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
Interrupts		 Number of interrupt vectors: 69 External Interrupt: 7 (INT × 4, Key input × 4) Priority levels: 7 levels
Watchdog Tim	er	 14 bits × 1 (with prescaler) Reset start selectable Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	nsfer Controller)	 1 channel Activation sources: 22 Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	 8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one- shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)

Table 1.1Specifications for R8C/33T Group (1)



Pin	I/O Pin Functions for Peripheral Modules						
Number	Control Pin	Port	Interrupt	Timer	Serial Interface	A/D Converter	Sensor Control Unit
1		P4_2				VREF	
2	MODE						
3	RESET						
4	XOUT	P4_7					
5	VSS/AVSS						
6	XIN	P4_6					
7	VCC/AVCC						
8		P3_7	(INT3)	TRAO/ (TRCCLK)	(RXD2/SCL2/ TXD2/SDA2)		
9		P3_5	(INT1)	TRAIO/ (TRCIOD)	(CLK2)		
10		P3_4	INT2	(TRCIOC)	(RXD2/SCL2/ TXD2/SDA2)		
11		P3_3	INT3	TRBO/ (TRCCLK)	(CTS2/RTS2)		SCUTRG
12		P2_2		(TRCIOD)	(RXD2/TXD2/ SCL2/SDA2)		CH17
13		P2_1		(TRCIOC)	(CLK2)		CH16
14		P2_0	(INT1)	(TRCIOB)	(RXD2/TXD2/ SCL2/SDA2)		CH15
15		P3_1		TRBO/ (TRCTRG/ TRCIOA)	(CTS2/RTS2)		CH14
16		P4_5	INT0		(RXD2/SCL2)	ADTRG	CH13
17		P1_7	INT1	(TRAIO)			CH12
18		P1_6			(CLK0)		CH11
19		P1_5	(INT1)	(TRAIO)	(RXD0)		CH10
20		P1_4	()	(TRCCLK)	(TXD0)		CH9
21		P1_3	KI3	TRBO (/TRCIOC)		AN11	CH8
22		P1_2	KI2	(TRCIOB)		AN10	CH7
23		P1_1	KI1	(TRCIOA/ TRCTRG)		AN9	CH6
24		P1_0	KI0	(TRCIOD)		AN8	CH5
25		P0_7		(TRCIOC)		AN0	CH4
26		P0_6		(TRCIOD)		AN1	CH3
27		P0_5		(TRCIOB)	(CLK2)	AN2	CH2
28		P0_4		(TRCIOB)		AN3	CH1
29		P0_3		(TRCIOB)		AN4	CH0
30		P0_2		(TRCIOA/ TRCTRG)		AN5	CHxA
31		P0_1		(TRCIOA/ TRCTRG)		AN6	CHxB
32		P0_0		(TRCIOA/ TRCTRG)	(TXD2/SDA2)	AN7	CHxC

Table 1.4	Pin Name Information by Pin Number
-----------	------------------------------------

Note:

1. Can be assigned to the pin in parentheses by a program.

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h			
0043h			
0044h			
0045h 0046h			
0046h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
004711 0048h		ПКСКС	~~~~~000b
0049h			
004Ah			
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	-	İ	
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h			
0054h			
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h		75510	
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah 005Bh	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh	OARTZ Bus Comsion Detection Interrupt Control Register	OZBEINE	
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah	Sensor Control Unit Interrupt Control Register	SCUIC	XXXXX000b
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h 0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0072h 0073h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC VCMP2IC	XXXXX000b
0073h 0074h	volage wontor 2 interrupt control Register	VCIVIFZIC	~~~~~
007411 0075h			
0076h			
0077h			
0078h			
0079h			
007Ah		İ	
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

SFR Information (2) ⁽¹⁾ Table 4.2

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 0	TRCPSR0	00h
		IRCPORT	000
0184h			
0185h			
0186h			
0187h			
0188h	UARTO Pin Select Register	U0SR	00h
0189h			
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	-		
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h	Low-Voltage Signal Mode Control Register	TSMR	00h
		TOWIN	0011
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			l
01ABh			
01ACh			1
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h		1	
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B5h	Flash Memory Control Register 2	FMR2	00h
	i iash wennury culturi Neyister 2		
01B7h			ł
01B8h			l
01B9h			1
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			1
X: Undefined	1	I	L

Table 4.7SFR Information (7) (1)

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

A -1 -1		2 · · ·	
Address	Register	Symbol	After Reset
02C0h	SCU Control Register 0	SCUCR0	00h
02C1h	SCU Mode Register	SCUMR	00h
02C2h	SCU Timing Control Register 0	SCTCR0	00000011b
02C3h	SCU Timing Control Register 1	SCTCR1	0000001b
02C4h	SCU Timing Control Register 2	SCTCR2	00010000b
02C5h	SCU Timing Control Register 3	SCTCR3	00h
02C6h	SCU Channel Control Register	SCHCR	00h
02C7h	SCU Channel Control Counter	SCUCHC	00h
02C8h	SCU Flag Register	SCUFR	00h
02C8h	SCU Status Counter	SCUSTC	00h
02CAh	SCU Secondary Counter Set Register	SCSCSR	00000111b
02CBh	SCU Secondary Counter	SCUSCC	00000111b
02CCh			
02CDh			
02CEh	SCU Destination Address Register	SCUDAR	00h
02CFh			00001100b
02D0h	SCU Data Buffer Register	SCUDBR	00h
02D1h		000000	00h
02D1h	SCU Primary Counter	SCUPRC	00h
		SCOFIC	
02D3h			00h
02D4h			
02D5h			
02D6h			
02D7h			
02D8h		1	
02D9h		1	
02DOh			
02DBh			
02DBh 02DCh	Touch Sensor Input Enable Register 0		0.01
		TSIER0	00h
02DDh	Touch Sensor Input Enable Register 1	TSIER1	00h
02DEh	Touch Sensor Input Enable Register 2	TSIER2	00h
02DFh			
:			
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C05h			XXh
	DTC Transfer Vector Area		
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3An 2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h	1	1	XXh
2C42h	1		XXh
2C43h	1		XXh
2C43h	4		XXh
	4		
2C45h	4		XXh
2C46h	1		XXh
			XXh
2C47h	DTC Control Data 1	DTCD1	XXh
2C47h 2C48h		1	XXh
2C48h 2C49h			
2C48h 2C49h 2C4Ah			XXh
2C48h 2C49h 2C4Ah 2C4Bh			XXh XXh
2C48h 2C49h 2C4Ah 2C4Bh 2C4Ch			XXh XXh XXh
2C48h 2C49h 2C4Ah 2C4Bh 2C4Ch 2C4Ch			XXh XXh XXh XXh
2C48h 2C49h 2C4Ah 2C4Bh 2C4Ch			XXh XXh XXh

Table 4.9SFR Information (9) (1)

Note:

1. The blank areas are reserved and cannot be accessed by users.

Asistan	Desister	Querrate al	After Decet
Address	Register	Symbol	After Reset
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h	-		XXh
	_		
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h		21020	XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch	-		XXh
	_		
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
		DTOD (
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h			XXh
2C62h	1		XXh
	4		
2C63h			XXh
2C64h			XXh
2C65h	1		XXh
2C66h	4		XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h			XXh
	_		
2C6Ah			XXh
2C6Bh			XXh
2C6Ch			XXh
	_		
2C6Dh			XXh
2C6Eh			XXh
2C6Fh	1		XXh
2C70h	DTC Cantral Data 6	DTCD6	
	DTC Control Data 6	DICDO	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
	_		
2C74h			XXh
2C75h			XXh
2C76h	1		XXh
	_		
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h	1		XXh
2073h	4		XXh
	4		
2C7Bh			XXh
2C7Ch			XXh
2C7Dh	4		XXh
	4		
2C7Eh	1		XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
		51020	
2C81h	4		XXh
2C82h			XXh
2C83h			XXh
2C84h	1		XXh
	4		
2C85h	1		XXh
2C86h			XXh
2C87h	1		XXh
	DTC Control Data 0	DTODO	
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah	1		XXh
	4		XXh
2C8Bh	4		
2C8Ch			XXh
2C8Dh	7		XXh
2C8Eh	1		XXh
	-		
2C8Fh			XXh
Y: Undofined			

Table 4.10SFR Information (10) (1)

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.



5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		–0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	$-20^{\circ}C \le Topr \le 85^{\circ}C$	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version)	°C
Tstg	Storage temperature		-65 to 150	°C



Cumhal	Parameter		Conditions	Standard			Unit		
Symbol		Pa	arameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage					1.8		5.5	V
Vss/AVss	Supply voltage					—	0	_	V
Viн	Input "H" voltage	Other th	nan CMOS ir	nput		0.8 Vcc	—	Vcc	V
		CMOS	Input level	Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0.5 Vcc	_	Vcc	V
		input	switching	: 0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.55 Vcc		Vcc	V
			function (I/O port)		$1.8~V \leq Vcc < 2.7~V$	0.65 Vcc		Vcc	V
			(1/0 port)	Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0.65 Vcc		Vcc	V
				: 0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.7 Vcc		Vcc	V
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0.8 Vcc	_	Vcc	V
				Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0.85 Vcc	—	Vcc	V
				: 0.7 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.85 Vcc	—	Vcc	V
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0.85 Vcc	_	Vcc	V
			I clock input	. ,		1.2	—	Vcc	V
VIL	Input "L" voltage	-	nan CMOS ir			0	_	0.2 Vcc	V
		CMOS	Input level	Input level selection		0	—	0.2 Vcc	V
		input	switching function	: 0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0	_	0.2 Vcc	V
			(I/O port)		$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0	_	0.2 Vcc	V
			(Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0		0.4 Vcc	V
				: 0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0		0.3 Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0		0.2 Vcc	V
				Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0		0.55 Vcc	V
				: 0.7 Vcc	$2.7~V \leq Vcc < 4.0~V$	0		0.45 Vcc	V
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0	_	0.35 Vcc	V
			I clock input			0		0.4 Vcc	V
IOH(sum)	Peak sum output "H" current		all pins IOH(p			_	_	-160	mA
IOH(sum)	Average sum output "H" current	Sum of	all pins IOH(a	ivg)		—	—	-80	mA
IOH(peak)	Peak output "H"	Drive ca	apacity Low			—		-10	mA
	current	Drive ca	apacity High			—	—	-40	mA
IOH(avg)	Average output	Drive ca	apacity Low			—		-5	mA
	"H" current	Drive ca	apacity High			—		-20	mA
IOL(sum)	Peak sum output "L" current	Sum of	all pins IOL(p	eak)		—	_	160	mA
IOL(sum)	Average sum output "L" current	Sum of	all pins IOL(a	vg)		—	—	80	mA
IOL(peak)	Peak output "L"	Drive ca	apacity Low			_	_	10	mA
	current	Drive ca	apacity High			_	_	40	mA
IOL(avg)	Average output	Drive ca	apacity Low			_	_	5	mA
	"L" current	Drive ca	apacity High			_	_	20	mA
f(XIN)	XIN clock input os	cillation fr	requency		$2.7~V \leq Vcc \leq 5.5~V$	—	_	20	MHz
					$1.8~V \leq Vcc < 2.7~V$	—	_	5	MHz
fOCO40M	When used as the	count so	urce for time	er RC ⁽³⁾	$2.7~V \leq Vcc \leq 5.5~V$	32	—	40	MHz
fOCO-F	fOCO-F frequency				$2.7~V \leq Vcc \leq 5.5~V$	_	—	20	MHz
					$1.8~V \leq Vcc < 2.7~V$	_	—	5	MHz
—	System clock frequ	lency			$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$		_	20	MHz
					$1.8~V \leq Vcc < 2.7~V$	_	—	5	MHz
f(BCLK)	CPU clock frequer	ю			$2.7~V \leq Vcc \leq 5.5~V$		—	20	MHz
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	_	_	5	MHz

Table 5.2 Recommended Operating Conditions

Notes:

1. Vcc = 1.8 V to 5.5 V at Topr = -20° C to 85°C (N version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.

3. fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 V to 5.5 V.

Symbol	Parameter		Cond	itions		Standard		Unit
Symbol	i alameter		Cond	10113	Min.	Тур.	Max.	Offic
—	Resolution		Vref = AVcc		_		10	Bit
—	Absolute accuracy	10-bit mode	Vref = AVcc = 5.0 V	AN0 to AN7 input AN8 to AN11 input	_	—	±3	LSB
			Vref = AVcc = 3.3 V	AN0 to AN7 input AN8 to AN11 input		—	±5	LSB
			Vref = AVcc = 3.0 V	AN0 to AN7 input AN8 to AN11 input	_	_	±5	LSB
			Vref = AVcc = 2.2 V	AN0 to AN7 input AN8 to AN11 input	_	_	±5	LSB
		8-bit mode	Vref = AVcc = 5.0 V	AN0 to AN7 input AN8 to AN11 input	_	—	±2	LSB
			Vref = AVcc = 3.3 V	AN0 to AN7 input AN8 to AN11 input	_	—	±2	LSB
			Vref = AVcc = 3.0 V	AN0 to AN7 input AN8 to AN11 input	_	—	±2	LSB
			Vref = AVcc = 2.2 V	AN0 to AN7 input AN8 to AN11 input	_	_	±2	LSB
φAD	A/D conversion clock		4.0 V \leq Vref = AVcc \leq	5.5 V ⁽²⁾	2		20	MHz
			$3.2 \text{ V} \leq \text{Vref} = \text{AVcc} \leq 5.5 \text{ V}^{(2)}$		2		16	MHz
			$2.7 \text{ V} \leq \text{Vref} = \text{AVcc} \leq$	5.5 V ⁽²⁾	2		10	MHz
			$2.2 \text{ V} \leq \text{Vref} = \text{AVcc} \leq$	5.5 V ⁽²⁾	2		5	MHz
—	Tolerance level impedanc	e				3	—	kΩ
t CONV	Conversion time	10-bit mode	Vref = AVcc = 5.0 V, ¢	AD = 20 MHz	2.2			μS
		8-bit mode	Vref = AVcc = 5.0 V, ¢	AD = 20 MHz	2.2			ms
tSAMP	Sampling time		φAD = 20 MHz		0.8			μS
IVref	Vref current		Vcc = 5.0 V, XIN = f1	= \$\phi AD = 20 MHz	_	45	—	μΑ
Vref	Reference voltage				2.2	—	AVcc	V
Via	Analog input voltage (3)				0		Vref	V
OCVREF	On-chip reference voltage		$2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MH}$	Z	1.19	1.34	1.49	V

Table 5.3 A/D Converter Characteristics

Notes:

1. Vcc/AVcc = Vref = 2.2 V to 5.5 V, Vss = 0 V at Topr = -20° C to 85° C (N version), unless otherwise specified.

2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-consumption current mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.



Symbol	Parameter	Conditions	Standard		ard	Unit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance (2)		1,000 (3)	—	—	times
_	Byte program time		—	80	500	μS
—	Block erase time		—	0.3	—	S
td(SR-SUS)	Time delay from suspend request until suspend		—	—	5 + CPU clock × 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0	—	_	μS
_	Time from suspend until erase restart		—	—	30 + CPU clock × 1 cycle	μS
td(CMDRST -READY)	Time from when command is forcibly terminated until reading is enabled		—	—	30 + CPU clock × 1 cycle	μS
	Program, erase voltage		2.7	—	5.5	V
—	Read voltage		1.8	—	5.5	V
—	Program, erase temperature		0	—	60	°C
—	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	—	—	year

Table 5.4 Flash Memory (Program ROM) Electrical Characteristics

Notes:

1. Vcc = 2.7 V to 5.5 V at Topr = 0° C to 60° C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. The data hold time includes time that the power supply is off or the clock is not supplied.




Symbol	Parameter	Conditions		Unit		
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit
—	Program/erase endurance (2)		10,000 (3)	_	—	times
-	Byte program time (program/erase endurance ≤ 1,000 times)		—	160	1,500	μS
-	Byte program time (program/erase endurance > 1,000 times)		_	300	1,500	μS
-	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	1	S
-	Block erase time (program/erase endurance > 1,000 times)		_	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		—	_	5 + CPU clock × 3 cycles	ms
-	Interval from erase start/restart until following suspend request		0	—	—	μS
-	Time from suspend until erase restart		—	_	30 + CPU clock × 1 cycle	μS
td(CMDRST -READY)	Time from when command is forcibly terminated until reading is enabled		_	—	30 + CPU clock × 1 cycle	μS
—	Program, erase voltage		2.7		5.5	V
—	Read voltage		1.8	_	5.5	V
—	Program, erase temperature		-20	_	85	°C
_	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	_		year

Table 5.5 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Notes:

1. Vcc = 2.7 V to 5.5 V at Topr = -20°C to 85°C (N version), unless otherwise specified.

- 2. Definition of programming/erasure endurance
- The programming and erasure endurance is defined on a per-block basis.
- If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
- However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.






Table 5.14	Electrical Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V]
	(Topr = -20° C to 85° C (N version), unless otherwise specified.)

Symbol	Parameter		Condition		Standar	d	Unit
Symbol	i alametei		Condition	Min.	Тур.	Max.	Onit
Icc	Power supply current (Vcc = 3.3 V to 5.5 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6.5	15	mA
	other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.3	12.5	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.6	—	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	3	—	mA
		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN = 10 MHz (square wave) High-speed on-chip oscillator off	—	2.2	_	mA	
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTTRD = MSTTRC = 1	_	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	400	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	-	15	100	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	3.5	_	μA
		Stop mode	XIN clock off, Topr = 25° C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off		2	5.0	μA
			VCA27 = VCA26 = VCA25 = 0 XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	-	5		μA



tw(CKH) tw(CKL) td(C-Q)	Parameter		Standard		
Symbol			Max.	Unit	
tc(CK)	CLKi input cycle time	200	—	ns	
tW(CKH)	CLKi input "H" width	100	_	ns	
tW(CKL)	CLKi input "L" width	100	_	ns	
td(C-Q)	TXDi output delay time	—	50	ns	
th(C-Q)	TXDi hold time	0	_	ns	
tsu(D-C)	RXDi input setup time	50	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 to 2




Figure 5.6 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.18 External Interrupt INTi (i = 0 to 3) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Symbol Parameter		Standard	
Symbol	Falameter	Min.	Max.	Unit
tw(INH)	INTi input "H" width, Kli input "H" width	250 ⁽¹⁾	_	ns
tw(INL)	INTi input "L" width, Kli input "L" width	250 ⁽²⁾		ns

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 5.7 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V

Symbol	Parameter		Condition			Unit		
Symbol		Parameter	Conduit	1 1	Min.	Тур.	Max.	Unit
Vон	Output "H"	Other than XOUT	Drive capacity High	Iон = -5 mA	Vcc - 0.5	_	Vcc	V
	voltage		Drive capacity Low	Іон = -1 mA	Vcc - 0.5	—	Vcc	V
		XOUT		Іон = –200 μА	1.0	—	Vcc	V
Vol	Output "L"	Other than XOUT	Drive capacity High	lo∟ = 5 mA	—	_	0.5	V
	voltage		Drive capacity Low	lo∟ = 1 mA	—	_	0.5	V
		XOUT		IoL = 200 μA	—	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SCL2, SDA2	Vcc = 3.0 V		0.1	0.4		V
		RESET	Vcc = 3.0 V		0.1	0.5	—	V
Ін	Input "H" cu	rrent	VI = 3 V, Vcc = 3.0 V		—	—	4.0	μΑ
lı∟	Input "L" cu	rrent	VI = 0 V, Vcc = 3.0 V		—	_	-4.0	μΑ
RPULLUP	Pull-up resis	stance	VI = 0 V, Vcc = 3.0 V		42	84	168	kΩ
Rfxin	Feedback resistance	XIN			—	0.3	—	MΩ
Vram	RAM hold v	oltage	During stop mode		1.8	_	_	V

Table 5.19	Electrical Characteristics (3) [2.7 V \leq Vcc $<$ 4.2 V]
------------	-------------------------------------------------------------

Note:

1. 2.7 V \leq Vcc < 4.2 V at Topr = -20°C to 85°C (N version), f(XIN) = 10 MHz, unless otherwise specified.



Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.21 External Clock Input (XOUT)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(XOUT)	XOUT input cycle time	50	—	ns	
twh(xout)	XOUT input "H" width	24	—	ns	
twl(xout)	XOUT input "L" width	24	—	ns	




Figure 5.8 External Clock Input Timing Diagram when Vcc = 3 V

Table 5.22 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	_	ns	
twh(traio)	TRAIO input "H" width	120	_	ns	
twl(traio)	TRAIO input "L" width	120		ns	




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 3 V



Table 5.26	Electrical Characteristics (6) [1.8 V \leq Vcc $<$ 2.7 V]
	(Topr = -20° C to 85° C (N version), unless otherwise specified.)

Symbol	Parameter	arameter Condition	Standard			Unit	
Symbol				Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 1.8 V to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		2.2	_	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	0.8	—	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division		2.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.7		mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTTRD = MSTTRC = 1	_	1		mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	90	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	80	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	3.5		μΑ
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0		2	5	μA
			XIN clock off, Topr = 85° C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0		5		μΑ



Table 5.29 S	erial Interface
--------------	-----------------

Symbol	Parameter	Standard		Unit	
	Parameter		Max.		
tc(CK)	CLKi input cycle time	800	_	ns	
tw(CKH)	CLKi input "H" width 400 —				
tw(CKL)	CLKi input "L" width	400		ns	
td(C-Q)	TXDi output delay time -			ns	
th(C-Q)	TXDi hold time 0 —				
tsu(D-C)	RXDi input setup time 150 —		_	ns	
th(C-D)	RXDi input hold time	90	_	ns	

i = 0 to 2




Figure 5.14 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.30 External Interrupt INTi (i = 0 to 3) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Onit
tw(INH)	INTi input "H" width, Kli input "H" width	1000 (1)	_	ns
tw(INL)	INTi input "L" width, Kli input "L" width			

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.15 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.





REVISION HISTORY

R8C/33T Group Datasheet

Rev. Date			Description
Rev. Date	Dale	Page	Summary
1.00	Mar 16, 2010	_	First Edition issued
1.10	Apr 26, 2011	All pages	"UART1" deleted
		3	Table 1.2 revised, Note 1 deleted
		4	Table 1.3, Note 1, Figure 1.1 revised
		5	Figure 1.2 revised
		6	Figure 1.3 revised
		7	Table 1.4 revised
		8	Table 1.5 revised
		12	3.1 "The internal ROM with address 0FFFFh." deleted
		14	Table 4.2 revised
		18	Table 4.6 revised
		19	Table 4.7 revised
		26	Table 5.1 revised
		27	Note 1 revised
		29	Table 5.3, Note 1 revised
		31	Table 5.5, Note 1, Note 7 revised, and Note 8 added
		32	Note 1 of Table 5.6 and Table 5.7 revised
		33	Note 1 of Table 5.8 and Table 5.9 revised
		34	Table 5.10, Note 1 of Table 5.10 and Table 5.11 revised
		35	Table 5.13, Note 1 revised
		36	Table 5.14 revised
		39	Table 5.19, Note 1 revised
		40	Table 5.20 revised
		43	Table 5.25, Note 1 revised
		44	Table 5.26 revised

All trademarks and registered trademarks are the property of their respective owners.