

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	EBI/EMI, SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Cap Sense, POR, PWM, WDT
Number of I/O	54
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f711-gqr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

28.2.1 Assigning Port I/O Pins to Analog Functions	182
28.2.2. Assigning Port I/O Pins to Digital Functions	102
28.2.3 Assigning Port I/O Pins to External Event Trigger Eurotions	104
28.3 Priority Crossbar Decoder	185
28.4 Port I/O Initialization	180
28.5. Port Match	109
20.5. FUIL Malch	192
20.0. Special Function Registers for Accessing and Configuring Fort I/O	194 244
29. Cyclic Redundancy Check Onit (CRC0)	210
29.1. TO-Dit CICC Algorithm	212
29.2. 52-bit CRC Algorithm	213
29.3. Flepaling for a CRC Calculation	214
29.4. Periorning a CRC Calculation	214
29.5. Accessing the CRC0 Result	214
29.6. CRCU Bit Reverse Feature	218
30. SMBUS	219
30.1. Supporting Documents	220
30.2. SMBus Configuration	220
30.3. SMBus Operation	220
30.3.1. Transmitter Vs. Receiver	221
30.3.2. Arbitration	221
30.3.3. Clock Low Extension	221
30.3.4. SCL Low Timeout	221
30.3.5. SCL High (SMBus Free) Timeout	222
30.4. Using the SMBus	222
30.4.1. SMBus Configuration Register	222
30.4.2. SMB0CN Control Register	226
30.4.2.1. Software ACK Generation	226
30.4.2.2. Hardware ACK Generation	226
30.4.3. Hardware Slave Address Recognition	228
30.4.4. Data Register	231
30.5. SMBus Transfer Modes	232
30.5.1. Write Sequence (Master)	232
30.5.2. Read Sequence (Master)	233
30.5.3. Write Sequence (Slave)	234
30.5.4. Read Sequence (Slave)	235
30.6. SMBus Status Decoding	235
31. Enhanced Serial Peripheral Interface (SPI0)	241
31.1. Signal Descriptions	242
31.1.1. Master Out, Slave In (MOSI)	242
31.1.2. Master In, Slave Out (MISO)	242
31.1.3. Serial Clock (SCK)	242
31.1.4. Slave Select (NSS)	242
31.2. SPI0 Master Mode Operation	242
31.3. SPI0 Slave Mode Operation	244
31.4. SPI0 Interrupt Sources	245





Figure 1.2. C8051F702/3 Block Diagram





Figure 1.3. C8051F704/5 Block Diagram



Part Number	Digital Port I/Os	Capacitive Sense Channels	Flash Memory (kB)	EEPROM (Bytes)	External Memory Interface	10-bit 500 ksps ADC	ADC Channels	Temperature Sensor	Package (RoHS)
C8051F700-GQ	54	38	15	32	Y	Y	16	Y	TQFP-64
C8051F701-GQ	54	38	15	32	Y	N	—		TQFP-64
C8051F702-GQ	54	38	16	—	Y	Y	16	Y	TQFP-64
C8051F703-GQ	54	38	16	—	Y	N	—		TQFP-64
C8051F704-GQ	39	27	15	32	N	Y	12	Y	TQFP-48
C8051F704-GM	39	27	15	32	Ν	Y	12	Y	QFN-48
C8051F705-GQ	39	27	15	32	Ν	N			TQFP-48
C8051F705-GM	39	27	15	32	N	N	—		QFN-48
C8051F706-GQ	39	27	16	—	N	Y	12	Y	TQFP-48
C8051F706-GM	39	27	16	—	N	Y	12	Y	QFN-48
C8051F707-GQ	39	27	16	—	N	N	—		TQFP-48
C8051F707-GM	39	27	16	—	N	N	—		QFN-48
C8051F708-GQ	54	38	8	32	Y	Y	16	Y	TQFP-64
C8051F709-GQ	54	38	8	32	Y	N	—		TQFP-64
C8051F710-GQ	54	38	8	—	Y	Y	16	Y	TQFP-64
C8051F711-GQ	54	38	8	_	Y	N	—		TQFP-64
C8051F712-GQ	39	27	8	32	N	Y	12	Y	TQFP-48
C8051F712-GM	39	27	8	32	N	Y	12	Y	QFN-48
C8051F713-GQ	39	27	8	32	N	N	—		TQFP-48
C8051F713-GM	39	27	8	32	N	N	—		QFN-48
C8051F714-GQ	39	27	8	—	N	Y	12	Y	TQFP-48
C8051F714-GM	39	27	8	_	N	Y	12	Y	QFN-48
C8051F715-GQ	39	27	8	_	N	N	—		TQFP-48
C8051F715-GM	39	27	8		N	N	—		QFN-48
C8051F716-GM	29	26	16	—	N	Y	3	Y	QFN-32
C8051F717-GM	20	18	16	—	N	N	—	—	QFN-24
Lead finish mater	ial on a	Il devices is 10	00% matte	tin (Sn).					

Table 2.1. Product Selection Guide



Name	TQFP64	TQFP48 QFN48	QFN32	QFN24	Туре	Description
P5.1	10	10	7	_	D I/O or A In	Port 5.0. CS0 input pin 26.
P5.2	7	7	6	—	D I/O or A In	Port 5.2. CS0 input pin 27
P5.3	6	6	5	—	D I/O or A In	Port 5.3. CS0 input pin 28.
P5.4	5	5	4	—	D I/O or A In	Port 5.4. CS0 input pin 29.
P5.5	4	4	3	—	D I/O or A In	Port 5.5. CS0 input pin 30.
P5.6	3	3	2	—	D I/O or A In	Port 5.6. CS0 input pin 31.
P5.7	2	2	1	—	D I/O or A In	Port 5.7. CS0 input pin 32.
P6.0	1	—	—	—	D I/O	Port 6.0. CS0 input pin 33.
P6.1	64	—	—	—	D I/O	Port 6.1. CS0 input pin 34.
P6.2	63	—	—	—	D I/O	Port 6.2. CS0 input pin 35.
P6.3	62	1	32	—	D I/O	Port 6.3. CS0 input pin 36.
P6.4	61	48	31	1	D I/O	Port 6.4. CS0 input pin 37.
P6.5	60	47	30	24	D I/O	Port 6.5. CS0 input pin 38.

 Table 3.1. Pin Definitions for the C8051F70x/71x (Continued)





Figure 3.1. C8051F7xx-GQ TQFP64 Pinout Diagram (Top View)



Table 9.11. Power Management Electrical Characteristics

 V_{DD} = 1.8 to 3.6 V; T_A = -40 to +85 °C unless otherwise specified. Use factory-calibrated settings.

Parameter	Conditions	Min	Тур	Max	Units
Idle Mode Wake-Up time		2	—	3	SYSCLKs
Suspend Mode Wake-Up Time			250	_	ns

Table 9.12. Temperature Sensor Electrical Characteristics

 V_{DD} = 3.0 V, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units				
Linearity		_	1	—	°C				
Slope		—	3.27	—	mV/°C				
Slope Error*		—	±65	—	µV/°C				
Offset	Temp = 0 °C	—	868	—	mV				
Offset Error*	Temp = 0 °C	—	±15.3	—	mV				
*Note: Represents one standard deviation from the mean.									

Table 9.13. Voltage Reference Electrical Characteristics

 V_{DD} = 1.8 to 3.6 V; -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units				
Internal High-Speed Reference (REFSL[1:0] = 11)									
Output Voltage	25 °C ambient	1.55	1.59	1.70	V				
Turn-on Time		_		1.7	μs				
Supply Current		_	200	_	μA				
	External Reference (REF0E = 0)								
Input Voltage Range		0	—	V _{DD}					
Input Current	Sample Rate = 500 ksps; VREF = 3.0 V	_	7	_	μA				



10.3.2. Tracking Modes

The AD0TM bit in register ADC0CN enables "delayed conversions", and will delay the actual conversion start by three SAR clock cycles, during which time the ADC will continue to track the input. If AD0TM is left at logic 0, a conversion will begin immediately, without the extra tracking time. For internal start-of-conversion sources, the ADC will track anytime it is not performing a conversion. When the CNVSTR signal is used to initiate conversions, ADC0 will track either when AD0TM is logic 1, or when AD0TM is logic 0 and CNVSTR is held low. See Figure 10.2 for track and convert timing details. Delayed conversion mode is useful when AMUX settings are frequently changed, due to the settling time requirements described in Section "10.3.3. Settling Time Requirements" on page 58.





Figure 10.2. 10-Bit ADC Track and Conversion Example Timing



SFR Definition 10.2. ADC0H: ADC0 Data Word MSB

Bit	7	6	5	4	3	2	1	0			
Name	ADC0H[7:0]										
Туре	R/W										
Reset	0	0	0	0	0	0	0	0			

SFR Address = 0xBE; SFR Page = 0

Bit	Name	Function
7:0	ADC0H[7:0]	ADC0 Data Word High-Order Bits.
		For AD0LJST = 0: Bits 7:2 will read 000000b. Bits 1–0 are the upper 2 bits of the 10- bit ADC0 Data Word.
		For AD0LJST = 1: Bits 7:0 are the most-significant bits of the 10-bit ADC0 Data Word. Note: In 8-bit mode AD0LJST is ignored, and ADC0H holds the 8-bit data word.

SFR Definition 10.3. ADC0L: ADC0 Data Word LSB

Bit	7	6	5	4	3	2	1	0			
Name	ADC0L[7:0]										
Туре	R/W										
Reset	0	0	0	0	0	0	0	0			

SFR Address = 0xBD; SFR Page = 0

Bit	Name	Function
7:0	ADC0L[7:0]	ADC0 Data Word Low-Order Bits.
		For AD0LJST = 0: Bits 7:0 are the lower 8 bits of the 10-bit Data Word.
		For AD0LJST = 1: Bits 7:6 are the lower 2 bits of the 10-bit Data Word. Bits 5–0 will always read 0.
		Note: In 8-bit mode AD0LJST is ignored, and ADC0L will read back 00000000b.



12. Voltage and Ground Reference Options

The voltage reference MUX is configurable to use an externally connected voltage reference, the on-chip voltage reference, or one of two power supply voltages (see Figure 12.1). The ground reference MUX allows the ground reference for ADC0 to be selected between the ground pin (GND) or a port pin dedicated to analog ground (P0.1/AGND).

The voltage and ground reference options are configured using the REF0CN SFR described on page 71. Electrical specifications are can be found in the Electrical Specifications Chapter.

Important Note About the V_{REF} and AGND Inputs: Port pins are used as the external V_{REF} and AGND inputs. When using an external voltage reference, P0.0/VREF should be configured as an analog input and skipped by the Digital Crossbar. When using AGND as the ground reference to ADC0, P0.1/AGND should be configured as an analog input and skipped by the Digital Crossbar. Refer to Section "28. Port Input/Output" on page 180 for complete Port I/O configuration details. The external reference voltage must be within the range $0 \le V_{REF} \le V_{DD}$ and the external ground reference must be at the same DC voltage potential as GND.



Figure 12.1. Voltage Reference Functional Block Diagram



15.4. Automatic Scanning

CS0 can be configured to automatically scan a sequence of contiguous CS0 input channels by configuring and enabling auto-scan. Using auto-scan with the CS0 comparator interrupt enabled allows a system to detect a change in measured capacitance without requiring any additional dedicated MCU resources.

Auto-scan is enabled by setting the CS0 start-of-conversion bits (CS0CF6:4) to 111b. After enabling autoscan, the starting and ending channels should be set to appropriate values in CS0SS and CS0SE, respectively. Writing to CS0SS when auto-scan is enabled will cause the value written to CS0SS to be copied into CS0MX. After being enabled, writing a 1 to CS0BUSY will start auto-scan conversions. When auto-scan completes the number of conversions defined in the CS0 accumulator bits (CS0CF2:0), auto-scan configures CS0MX to the next sequential port pin configured as an analog input and begins a conversion on that channel. The scan sequence continues until CS0MX reaches the ending input channel value defined in CS0SE.

Note: All other CS0 pins configured for analog input with a 0 in the port latch are grounded during the conversion.

After the final channel conversion, auto-scan configures CS0MX back to the starting input channel. For an example system configured to use auto-scan, please see Figure "15.2 Auto-Scan Example" on page 83.

Note: Auto-scan attempts one conversion on a CS0MX channel regardless of whether that channel's port pin has been configured as an analog input. Auto-scan will also complete the current rotation when the device is halted for debugging.

If auto-scan is enabled when the device enters suspend mode, auto-scan will remain enabled and running. This feature allows the device to wake from suspend through CS0 greater-than comparator event on any configured capacitive sense input included in the auto-scan sequence of inputs.



Figure 15.2. Auto-Scan Example



15.5. CS0 Comparator

The CS0 comparator compares the latest capacitive sense conversion result with the value stored in CS0THH:CS0THL. If the result is less than or equal to the stored value, the CS0CMPF bit(CS0CN:0) is set to 0. If the result is greater than the stored value, CS0CMPF is set to 1.

If the CS0 conversion accumulator is configured to accumulate multiple conversions, a comparison will not be made until the last conversion has been accumulated.

An interrupt will be generated if CS0 greater-than comparator interrupts are enabled by setting the ECS-GRT bit (EIE2.1) when the comparator sets CS0CMPF to 1.

If auto-scan is running when the comparator sets the CS0CMPF bit, no further auto-scan initiated conversions will start until firmware sets CS0BUSY to 1.

A CS0 greater-than comparator event can wake a device from suspend mode. This feature is useful in systems configured to continuously sample one or more capacitive sense channels. The device will remain in the low-power suspend state until the captured value of one of the scanned channels causes a CS0 greater-than comparator event to occur. It is not necessary to have CS0 comparator interrupts enabled in order to wake a device from suspend with a greater-than event.

For a summary of behavior with different CS0 comparator, auto-scan, and auto accumulator settings, please see Table 15.2.



SFR Definition 15.11. CS0MD2: Capacitive Sense Mode 2

Bit	7	6	5	4	3	2	1	0		
Name	e CSOC	R[1:0]		CS0DT[2:0]			CS0IA[2:0]			
Туре	e R/	W	R/W R/W							
Rese	t 0	1	0	0	0	0	0	0		
SFR A	ddress = 0xBI	; SFR Page	SFR Page = F							
Bit	Name		Description							
7:6	CS0CR[1:0]	CS0 Cor These bi ifications 00: Conv 01: Conv 10: Conv 11: Conv	CS0 Conversion Rate. These bits control the conversion rate of the CS0 module. See the electrical spifications table for specific timing. 00: Conversions last 12 internal CS0 clocks and are 12 bits in length. 01: Conversions last 13 internal CS0 clocks and are 13 bits in length. 10: Conversions last 14 internal CS0 clocks and are 14 bits in length.							
5:3	CS0DT[2:0]	CS0 Dis These bi the defau 000: Disc 001: Disc 010: Disc 011: Disc 100: Disc 101: Disc 110: Disc 111: Disc	charge Time ts adjust the ult (fastest) v charge time charge time charge time charge time charge time charge time charge time	e. primary CS ralue is suffic is 0.75 μs (re is 1.0 μs is 1.2 μs is 1.5 μs is 2 μs is 3 μs is 6 μs s 12 μs	0 reset time. ecommended	For most to ese bits shou d for most sv	uch-sensitive Ild not be mo	e switches, odified.		
2:0	CS0IA[2:0]	CS0 Out These bi itive sens rent is su 000: Full 001: 1/8 010: 1/4 011: 3/8 100: 1/2 101: 5/8 110: 3/4 111: 7/8	put Current ts allow the us or element. officient, and Current (red Current Current Current Current Current Current Current Current	t Adjustmer user to adjus For most to these bits sl commended	it. t the output o uch-sensitive nould not be for most swi	current used e switches, th modified. tches)	to charge up ne default (hi) the capac-		



17. Memory Organization

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. The memory organization of the C8051F70x/71x device family is shown in Figure 17.1



Figure 17.1. C8051F70x/71x Memory Map



SFR Definition 18.3. EMI0TC: External Memory Timing Control

Bit	7	6	5	4	3	2	1	0	
Nam	e EA	EAS[1:0]		EWF	EAH[1:0]				
Туре	, F	R/W	R/W				R/W		
Rese	t 1	1	1	1	1	1	1	1	
SFR Address = 0xEE; SFR		E; SFR Page	e = F						
Bit	Name				Function				
7:6	EAS[1:0]	EMIF Addre 00: Address	ss Setup Ti setup time =	me Bits. = 0 SYSCLK	cycles.				
		01: Address 10: Address 11: Address	setup time = setup time = setup time =	= 1 SYSCLK = 2 SYSCLK = 3 SYSCLK	cycle. cycles. cycles				
5:2	EWR[3:0]	 10: Address setup time = 2 SYSCLK cycles. 11: Address setup time = 3 SYSCLK cycles. EMIF WR and RD Pulse-Width Control Bits. 0000: WR and RD pulse width = 1 SYSCLK cycle. 0001: WR and RD pulse width = 2 SYSCLK cycles. 0010: WR and RD pulse width = 3 SYSCLK cycles. 0011: WR and RD pulse width = 4 SYSCLK cycles. 0010: WR and RD pulse width = 5 SYSCLK cycles. 0100: WR and RD pulse width = 5 SYSCLK cycles. 0101: WR and RD pulse width = 6 SYSCLK cycles. 0101: WR and RD pulse width = 7 SYSCLK cycles. 0110: WR and RD pulse width = 8 SYSCLK cycles. 0111: WR and RD pulse width = 9 SYSCLK cycles. 1000: WR and RD pulse width = 10 SYSCLK cycles. 1001: WR and RD pulse width = 11 SYSCLK cycles. 1011: WR and RD pulse width = 12 SYSCLK cycles. 1011: WR and RD pulse width = 13 SYSCLK cycles. 1111: WR and RD pulse width = 14 SYSCLK cycles. 1111: WR and RD pulse width = 14 SYSCLK cycles. 1111: WR and RD pulse width = 14 SYSCLK cycles. 							
1:0	EAH[1:0]	EMIF Addres 00: Address 01: Address 10: Address 11: Address	ss Hold Tim hold time = hold time = hold time = 3 hold time = 3	ne Bits. 0 SYSCLK c 1 SYSCLK c 2 SYSCLK c 3 SYSCLK c	ycles. ycle. ycles. ycles.				



SMBCS1	SMBCS0	SMBus Clock Source
0	0	Timer 0 Overflow
0	1	Timer 1 Overflow
1	0	Timer 2 High Byte Overflow
1	1	Timer 2 Low Byte Overflow

Table 30.1. SMBus Clock Source Selection

The SMBCS1–0 bits select the SMBus clock source, which is used only when operating as a master or when the Free Timeout detection is enabled. When operating as a master, overflows from the selected source determine the absolute minimum SCL low and high times as defined in Equation 30.1.The selected clock source may be shared by other peripherals so long as the timer is left running at all times. For example, Timer 1 overflows may generate the SMBus and UART baud rates simultaneously. Timer configuration is covered in Section "33. Timers" on page 262.

$$T_{HighMin} = T_{LowMin} = \frac{1}{f_{ClockSourceOverflow}}$$

Equation 30.1. Minimum SCL High and Low Times

The selected clock source should be configured to establish the minimum SCL High and Low times as per Equation 30.1. When the interface is operating as a master (and SCL is not driven or extended by any other devices on the bus), the typical SMBus bit rate is approximated by Equation 30.2.

$$BitRate = \frac{f_{ClockSourceOverflow}}{3}$$

Equation 30.2. Typical SMBus Bit Rate

Figure 30.4 shows the typical SCL generation described by Equation 30.2. Notice that T_{HIGH} is typically twice as large as T_{LOW} . The actual SCL output may vary due to other devices on the bus (SCL may be extended low by slower slave devices, or driven low by contending master devices). The bit rate when operating as a master will never exceed the limits defined by equation Equation 30.1.



Figure 30.4. Typical SMBus SCL Generation

Setting the EXTHOLD bit extends the minimum setup and hold times for the SDA line. The minimum SDA setup time defines the absolute minimum time that SDA is stable before SCL transitions from low-to-high. The minimum SDA hold time defines the absolute minimum time that the current SDA value remains stable after SCL transitions from high-to-low. EXTHOLD should be set so that the minimum setup and hold times meet the SMBus Specification requirements of 250 ns and 300 ns, respectively. Table 30.2 shows the minimum setup and hold times meet the SMBus Specification requirements of 250 ns and 300 ns, respectively.



30.5. SMBus Transfer Modes

The SMBus interface may be configured to operate as master and/or slave. At any particular time, it will be operating in one of the following four modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. The SMBus interface enters Master Mode any time a START is generated, and remains in Master Mode until it loses an arbitration or generates a STOP. An SMBus interrupt is generated at the end of all SMBus byte frames. The position of the ACK interrupt when operating as a receiver depends on whether hardware ACK generation is enabled. As a receiver, the interrupt for an ACK occurs **before** the ACK with hardware ACK generation disabled, and **after** the ACK when hardware ACK generation is enabled. As a transmitter, interrupts occur **after** the ACK, regardless of whether hardware ACK generation is enabled or not.

30.5.1. Write Sequence (Master)

During a write sequence, an SMBus master writes data to a slave device. The master in this transfer will be a transmitter during the address byte, and a transmitter during all data bytes. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 0 (WRITE). The master then transmits one or more bytes of serial data. After each byte is transmitted, an acknowledge bit is generated by the slave. The transfer is ended when the STO bit is set and a STOP is generated. The interface will switch to Master Receiver Mode if SMB0DAT is not written following a Master Transmitter interrupt. Figure 30.5 shows a typical master write sequence. Two transmit data bytes are shown, though any number of bytes may be transmitted. Notice that all of the "data byte transferred" interrupts occur **after** the ACK cycle in this mode, regardless of whether hardware ACK generation is enabled.







SFR Definition 31.1. SPI0CFG: SPI0 Configuration

Bit	7	6	5	4	3	2	1	0
Name	SPIBSY	MSTEN	СКРНА	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT
Туре	R	R/W	R/W	R/W	R	R	R	R
Reset	0	0	0	0	0	1	1	1

SFR Address = 0xA1; SFR Page = 0

Bit	Name	Function				
7	SPIBSY	SPI Busy.				
		This bit is set to logic 1 when a SPI transfer is in progress (master or slave mode).				
6	MSTEN	Master Mode Enable.				
		0: Disable master mode. Operate in slave mode.				
5	СКРНА	SPIU CIOCK Phase.				
		1: Data centered on second edge of SCK period.				
4	CKPOI	SPI0 Clock Polarity.				
		0: SCK line low in idle state.				
		1: SCK line high in idle state.				
3	SLVSEL	Slave Selected Flag.				
		This bit is set to logic 1 whenever the NSS pin is low indicating SPI0 is the selected				
		slave. It is cleared to logic 0 when NSS is high (slave not selected). This bit does				
		sion of the pin input.				
2	NSSIN	NSS Instantaneous Pin Input.				
_	neent	This bit mimics the instantaneous value that is present on the NSS port pin at the				
		time that the register is read. This input is not de-glitched.				
1	SRMT	Shift Register Empty (valid in slave mode only).				
		This bit will be set to logic 1 when all data has been transferred in/out of the shift				
		register, and there is no new information available to read from the transmit buffer				
		the shift register from the transmit buffer or by a transition on SCK. SRMT = 1 when				
		in Master Mode.				
0	RXBMT	Receive Buffer Empty (valid in slave mode only).				
		This bit will be set to logic 1 when the receive buffer has been read and contains no				
		new information. If there is new information available in the receive buffer that has				
Net		not been read, this bit will return to logic U. RABINT = 1 when in Master Mode.				
Note:	in slave mode, of sampled one SV	Data on MOSI is sampled in the center of each data bit. In master mode, data on MISO is				
	See Table 31.1 for timing parameters.					



SFR Definition 33.14. TMR3RLL: Timer 3 Reload Register Low Byte

	_	_	_	_	-	-				
Bit	7	6	5	4	3	2	1	0		
Nam	e		I	TMR3F	LL[7:0]					
Туре	9	R/W								
Rese	et O	0	0	0	0	0	0	0		
SFR A	SFR Address = 0x92; SFR Page = 0									
Bit	Name				Function					
7:0	TMR3RLL[7:0)] Timer 3 F	Reload Regi	ster Low By	/te.					

TMR3RLL holds the low byte of the reload value for Timer 3.

SFR Definition 33.15. TMR3RLH: Timer 3 Reload Register High Byte

Bit	7	6	5	4	3	2	1	0
Name	e			TMR3R	LH[7:0]			
Туре	•			R/	W			
Rese	t 0	0	0	0	0	0	0	0
SFR Address = 0x93; SFR Page = 0								
Bit	Name				Function			

L			
	7:0	TMR3RLH[7:0]	Timer 3 Reload Register High Byte.
			TMR3RLH holds the high byte of the reload value for Timer 3.



34. Programmable Counter Array

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and three 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled. The counter/timer is driven by a programmable timebase that can select between seven sources: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflows, or an external clock signal on the ECI input pin. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8 to 11-Bit PWM, or 16-Bit PWM (each mode is described in Section "34.3. Capture/Compare Modules" on page 286). The external oscillator clock option is ideal for real-time clock (RTC) functionality, allowing the PCA to be clocked by a precision external oscillator while the internal oscillator drives the system clock. The PCA is configured and controlled through the system controller's Special Function Registers. The PCA block diagram is shown in Figure 34.1



Figure 34.1. PCA Block Diagram

