E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|---|---------------------------------------|
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 25MHz |
| Connectivity | SMBus (2-Wire/I²C), SPI, UART/USART |
| Peripherals | Cap Sense, POR, PWM, Temp Sensor, WDT |
| Number of I/O | 39 |
| Program Memory Size | 8KB (8K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 32 x 8 |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 12x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-VFQFN Exposed Pad |
| Supplier Device Package | 48-QFN (7x7) |
| Purchase URL https://www.e-xfl.com/product-detail/silicon-labs/c8051f712-gm | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 3.2. C8051F7xx-GQ QFP48 Pinout Diagram (Top View)



8. QFN-24 Package Specifications



Figure 8.1. QFN-24 Package Drawing

| Dimension | Min | Тур | Max | | Dimension | Min | Тур | Max |
|-----------|-----------|-----------|------|--|-----------|------|------|------|
| A | 0.70 | 0.75 | 0.80 | | L | 0.30 | 0.40 | 0.50 |
| A1 | 0.00 | 0.02 | 0.05 | | L1 | 0.00 | | 0.15 |
| b | 0.18 | 0.25 | 0.30 | | aaa | _ | | 0.15 |
| D | | 4.00 BSC. | | | bbb | _ | — | 0.10 |
| D2 | 2.55 | 2.70 | 2.80 | | ddd | _ | — | 0.05 |
| е | 0.50 BSC. | | | | eee | _ | — | 0.08 |
| E | 4.00 BSC. | | | | Z | _ | 0.24 | — |
| E2 | 2.55 | 2.70 | 2.80 | | Y | _ | 0.18 | |

Table 8.1. QFN-24 Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC Solid State Outline MO-220, variation WGGD except for custom features D2, E2, Z, Y, and L which are toleranced per supplier designation.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



Table 9.5. Internal Voltage Regulator Electrical Characteristics

 V_{DD} = 3.0 V, -40 to +85 °C unless otherwise specified.

| Parameter | Conditions | Min | Тур | Мах | Units |
|---------------------|--------------------|-----|-----|-----|-------|
| Input Voltage Range | | 1.8 | | 3.6 | V |
| Bias Current | Normal mode, 25 °C | | 80 | 90 | μΑ |
| | Bypass mode, 25 °C | — | 2 | 4 | μA |

Table 9.6. Flash Electrical Characteristics

| Parameter | Conditions | Min | Тур | Max | Units | | |
|--|----------------------------------|-------|-------|-----|--------|--|--|
| Flash Size* | C8051F702/3/6/7, C8051F716/7 | | 16384 | | bytes | | |
| | C8051F700/1/4/5 | | 15360 | | bytes | | |
| | C8051F708/9, C8051F710/1/2/3/4/5 | | 8192 | | bytes | | |
| Endurance (Erase/Write) | | 10000 | | | cycles | | |
| Erase Cycle Time | 25 MHz Clock | 15 | 20 | 26 | ms | | |
| Write Cycle Time | 25 MHz Clock | 15 | 20 | 26 | μs | | |
| Clock Speed During Flash Write/Erase Operations | | 1 | — | — | MHz | | |
| *Note: Includes Security Lock Byte. | | | | | | | |

Table 9.7. Internal High-Frequency Oscillator Electrical Characteristics

 V_{DD} = 1.8 to 3.6 V; T_A = -40 to +85 °C unless otherwise specified. Use factory-calibrated settings.

| Parameter | Conditions | Min | Тур | Max | Units |
|---------------------------|---------------------------------|-----|------|-----|-------|
| Oscillator Frequency | IFCN = 11b | 24 | 24.5 | 25 | MHz |
| Oscillator Supply Current | 25 °C, V _{DD} = 3.0 V, | _ | 350 | 650 | μA |
| | OSCICN.7 = 1, | | | | |
| | OCSICN.5 = 0 | | | | |



SFR Definition 12.1. REF0CN: Voltage Reference Control

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|---|--------|-----|-----|-------|-------|---|
| Name | | | REFGND | REI | -SL | TEMPE | BIASE | |
| Туре | R | R | R/W | R/W | R/W | R/W | R/W | R |
| Reset | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

SFR Address = 0xD2; SFR Page = F

| Bit | Name | Function |
|-----|--------|--|
| 7:6 | Unused | Read = 00b; Write = Don't Care. |
| 5 | REFGND | Analog Ground Reference. |
| | | Selects the ADC0 ground reference. |
| | | 0: The ADC0 ground reference is the GND pin. |
| | | 1: The ADC0 ground reference is the P0.1/AGND pin. |
| 4:3 | REFSL | Voltage Reference Select. |
| | | Selects the ADC0 voltage reference. |
| | | 00: The ADC0 voltage reference is the P0.0/VREF pin. |
| | | 01: The ADC0 voltage reference is the VDD pin. |
| | | 10: The ADC0 voltage reference is the internal 1.8 V digital supply voltage. |
| | | 11: The ADC0 voltage reference is the internal 1.6 V high-speed voltage reference. |
| 2 | TEMPE | Temperature Sensor Enable. |
| | | Enables/Disables the internal temperature sensor. |
| | | 0: Temperature Sensor Disabled. |
| | | 1: Temperature Sensor Enabled. |
| 1 | BIASE | Internal Analog Bias Generator Enable Bit. |
| | | 0: Internal Bias Generator off. |
| | | 1: Internal Bias Generator on. |
| 0 | Unused | Read = 0b; Write = Don't Care. |



SFR Definition 15.7. CS0THH: Capacitive Sense Comparator Threshold High Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------------|-----|-----|-----|-----|-----|-----|-----|
| Name | CS0THH[7:0] | | | | | | | |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0x97; SFR Page = 0

| Bit | Name | Description | | | |
|-----|-------------|---|--|--|--|
| 7:0 | CS0THH[7:0] | S0 Comparator Threshold High Byte. | | | |
| | | High byte of the 16-bit value compared to the Capacitive Sense conversion result. | | | |

SFR Definition 15.8. CS0THL: Capacitive Sense Comparator Threshold Low Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------------------------|----------|-----|-----|-------|---------|-----|-----|-----|
| Name | | | | CS0TH | HL[7:0] | | | |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SFR Address = 0x96; SFR Page = 0 | | | | | | | | |
| D:4 | Dit Name | | | | | | | |

| Bit | Name | Description |
|-----|-------------|--|
| 7:0 | CS0THL[7:0] | CS0 Comparator Threshold Low Byte. |
| | | Low byte of the 16-bit value compared to the Capacitive Sense conversion result. |



16. CIP-51 Microcontroller

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51[™] instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. The CIP-51 also includes on-chip debug hardware (see description in "C2 Interface" on page 301), and interfaces directly with the analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 16.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 25 MIPS Peak Throughput with 25 MHz Clock
- 0 to 25 MHz Clock Frequency
- Extended Interrupt Handler

- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security

Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.



Figure 16.1. CIP-51 Block Diagram



18.5. Memory Mode Selection

The external data memory space can be configured in one of four modes, shown in Figure 18.3, based on the EMIF Mode bits in the EMIOCF register (SFR Definition 18.2). These modes are summarized below. More information about the different modes can be found in Section "18.6. Timing" on page 118.



Figure 18.3. EMIF Operating Modes

18.5.1. Internal XRAM Only

When bits EMI0CF[3:2] are set to 00, all MOVX instructions will target the internal XRAM space on the device. Memory accesses to addresses beyond the populated space will wrap on 4 kB boundaries. As an example, the addresses 0x1000 and 0x2000 both evaluate to address 0x0000 in on-chip XRAM space.

- 8-bit MOVX operations use the contents of EMI0CN to determine the high-byte of the effective address and R0 or R1 to determine the low-byte of the effective address.
- 16-bit MOVX operations use the contents of the 16-bit DPTR to determine the effective address.

18.5.2. Split Mode without Bank Select

When bit EMI0CF.[3:2] are set to 01, the XRAM memory map is split into two areas, on-chip space and offchip space.

- Effective addresses below the internal XRAM size boundary will access on-chip XRAM space.
- Effective addresses above the internal XRAM size boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMI0CN to determine whether the memory access is onchip or off-chip. However, in the "No Bank Select" mode, an 8-bit MOVX operation will not drive the upper 8-bits A[15:8] of the Address Bus during an off-chip access. This allows the user to manipulate the upper address bits at will by setting the Port state directly via the port latches. This behavior is in contrast with "Split Mode with Bank Select" described below. The lower 8-bits of the Address Bus A[7:0] are driven, determined by R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is on-chip or off-chip, and unlike 8-bit MOVX operations, the full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.



| Multiplexed Mode | |
|------------------|----------|
| Signal Name | Port Pin |
| RD | P6.1 |
| WR | P6.0 |
| ALE | P6.2 |
| D0/A0 | P5.0 |
| D1/A1 | P5.1 |
| D2/A2 | P5.2 |
| D3/A3 | P5.3 |
| D4/A4 | P5.4 |
| D5/A5 | P5.5 |
| D6/A6 | P5.6 |
| D7/A7 | P5.7 |
| A8 | P4.0 |
| A9 | P4.1 |
| A10 | P4.2 |
| A11 | P4.3 |
| A12 | P4.4 |
| A13 | P4.5 |
| A14 | P4.6 |
| A15 | P4.7 |
| _ | — |
| | |
| _ | — |
| _ | _ |
| _ | _ |
| | — |
| _ | _ |

| Table 18.2. EMIF Pinout | (C8051F700/1/2/3/8/9 and C8051F710/1) |
|-------------------------|---------------------------------------|
| | |

| Non Multiplexed Mod | e |
|---------------------|----------|
| Signal Name | Port Pin |
| RD | P6.1 |
| WR | P6.0 |
| D0 | P5.0 |
| D1 | P5.1 |
| D2 | P5.2 |
| D3 | P5.3 |
| D4 | P5.4 |
| D5 | P5.5 |
| D6 | P5.6 |
| D7 | P5.7 |
| A0 | P4.0 |
| A1 | P4.1 |
| A2 | P4.2 |
| A3 | P4.3 |
| A4 | P4.4 |
| A5 | P4.5 |
| A6 | P4.6 |
| A7 | P4.7 |
| A8 | P3.0 |
| A9 | P3.1 |
| A10 | P3.2 |
| A11 | P3.3 |
| A12 | P3.4 |
| A13 | P3.5 |
| A14 | P3.6 |
| A15 | P3.7 |



| Table 20.2. Special Function Registers (Continued |
|---|
|---|

| Register | Address | Page | Description | Page |
|-------------------------|---------|-----------|-----------------------------|------|
| TMR3CN | 0x91 | 0 | Timer/Counter 3 Control | 281 |
| TMR3H | 0x95 | 0 | Timer/Counter 3 High | 283 |
| TMR3L | 0x94 | 0 | Timer/Counter 3 Low | 283 |
| TMR3RLH | 0x93 | 0 | Timer/Counter 3 Reload High | 282 |
| TMR3RLL | 0x92 | 0 | Timer/Counter 3 Reload Low | 282 |
| VDM0CN | 0xFF | All Pages | VDD Monitor Control | 166 |
| WDTCN | 0xE3 | All Pages | Watchdog Timer Control | 170 |
| XBR0 | 0xE1 | F | Port I/O Crossbar Control 0 | 190 |
| XBR1 | 0xE2 | F | Port I/O Crossbar Control 1 | 191 |
| All other SFR Locations | | | Reserved | |

SFRs are listed in alphabetical order. All undefined SFR locations are reserved



26. Watchdog Timer

The MCU includes a programmable Watchdog Timer (WDT) running off the system clock. A WDT overflow will force the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT will overflow and cause a reset.

Following a reset the WDT is automatically enabled and running with the default maximum time interval. If desired the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the /RST pin is unaffected by this reset.

The WDT consists of a 21-bit timer running from the programmed system clock. The timer measures the period between specific writes to its control register. If this period exceeds the programmed limit, a WDT reset is generated. The WDT can be enabled and disabled as needed in software, or can be permanently enabled if desired. Watchdog features are controlled via the Watchdog Timer Control Register (WDTCN) shown in SFR Definition 26.1.

26.1. Enable/Reset WDT

The watchdog timer is both enabled and reset by writing 0xA5 to the WDTCN register. The user's application software should include periodic writes of 0xA5 to WDTCN as needed to prevent a watchdog timer overflow. The WDT is enabled and reset as a result of any system reset.

26.2. Disable WDT

Writing 0xDE followed by 0xAD to the WDTCN register disables the WDT. The following code segment illustrates disabling the WDT:

CLR EA ; disable all interrupts MOV WDTCN,#0DEh ; disable software watchdog timer MOV WDTCN,#0ADh SETB EA ; re-enable interrupts

The writes of 0xDE and 0xAD must occur within 4 clock cycles of each other, or the disable operation is ignored. Interrupts should be disabled during this procedure to avoid delay between the two writes.

26.3. Disable WDT Lockout

Writing 0xFF to WDTCN locks out the disable feature. Once locked out, the disable operation is ignored until the next system reset. Writing 0xFF does not enable or reset the watchdog timer. Applications always intending to use the watchdog should write 0xFF to WDTCN in the initialization code.

26.4. Setting WDT Interval

WDTCN.[2:0] control the watchdog timeout interval. The interval is given by the following equation:

4^(3+WDTCN[2-0]) x Tsysclk ;where Tsysclk is the system clock period.

For a 3 MHz system clock, this provides an interval range of 0.021 to 349.5 ms. WDTCN.7 must be logic 0 when setting this interval. Reading WDTCN returns the programmed interval. WDTCN.[2:0] reads 111b after a system reset.



C8051F70x/71x

28.3. Priority Crossbar Decoder

The Priority Crossbar Decoder assigns a priority to each I/O function, starting at the top with UART0. When a digital resource is selected, the least-significant unassigned Port pin is assigned to that resource (excluding UART0, which is always at pins 4 and 5). If a Port pin is assigned, the Crossbar skips that pin when assigning the next selected resource. The potential crossbar pin assignments are shown in Figure 28.4. Additionally, the Crossbar will skip Port pins whose associated bits in the PnSKIP registers are set. The PnSKIP registers allow software to skip Port pins that are to be used for analog input, dedicated functions, or GPIO. The Crossbar skips selected pins as if they were already assigned, and moves to the next unassigned pin. Figure 28.5 shows an example crossbar configuration with no pins skipped. Figure 28.6 shows the same example with pins P0.2, P0.3 and P1.0 skipped.

If a Port pin is claimed by a peripheral without use of the Crossbar, its corresponding PnSKIP bit should be set. This applies to P0.0 if VREF is used, P0.1 if AGND is used, P0.3 and/or P0.2 if the external oscillator circuit is enabled, P0.6 if the ADC is configured to use the external conversion start signal (CNVSTR), and any selected ADC or Comparator inputs. It is also important to skip any pins that do not exist for the package being used.

Registers XBR0 and XBR1 are used to assign the digital I/O resources to the physical I/O Port pins. When the SMBus is selected, the Crossbar assigns both pins associated with the SMBus (SDA and SCL); when the UART is selected, the Crossbar assigns both pins associated with the UART (TX and RX). UART0 pin assignments are fixed for bootloading purposes: UART TX0 is always assigned to P0.4; UART RX0 is always assigned to P0.5. Standard Port I/Os appear contiguously after the prioritized functions have been assigned.

Important Note: The SPI can be operated in either 3-wire or 4-wire modes, pending the state of the NSS-MD1–NSSMD0 bits in register SPI0CN. According to the SPI mode, the NSS signal may or may not be routed to a Port pin.



29. Cyclic Redundancy Check Unit (CRC0)

C8051F70x/71x devices include a cyclic redundancy check unit (CRC0) that can perform a CRC using a 16-bit or 32-bit polynomial. CRC0 accepts a stream of 8-bit data written to the CRC0IN register. CRC0 posts the 16-bit or 32-bit result to an internal register. The internal result register may be accessed indirectly using the CRC0PNT bits and CRC0DAT register, as shown in Figure 29.1. CRC0 also has a bit reverse register for quick data manipulation.



Figure 29.1. CRC0 Block Diagram



30. SMBus

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus interface autonomously controlling the serial transfer of the data. Data can be transferred at up to 1/20th of the system clock as a master or slave (this can be faster than allowed by the SMBus specification, depending on the system clock used). A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

The SMBus interface may operate as a master and/or slave, and may function on a bus with multiple masters. The SMBus provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation. The SMBus peripheral can be fully driven by software (i.e., software accepts/rejects slave addresses, and generates ACKs), or hardware slave address recognition and automatic ACK generation can be enabled to minimize software overhead. A block diagram of the SMBus peripheral and the associated SFRs is shown in Figure 30.1.



Figure 30.1. SMBus Block Diagram



30.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- 1. The I²C-Bus and How to Use It (including specifications), Philips Semiconductor.
- 2. The I²C-Bus Specification—Version 2.0, Philips Semiconductor.
- 3. System Management Bus Specification—Version 1.1, SBS Implementers Forum.

30.2. SMBus Configuration

Figure 30.2 shows a typical SMBus configuration. The SMBus specification allows any recessive voltage between 3.0 V and 5.0 V; different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pullup resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high (recessive state) when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus not exceed 300 ns and 1000 ns, respectively.



Figure 30.2. Typical SMBus Configuration

30.3. SMBus Operation

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. The SMBus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. It is not necessary to specify one device as the Master in a system; any device who transmits a START and a slave address becomes the master for the duration of that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7–1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Bytes that are received (by a master or slave) are acknowledged (ACK) with a low SDA during a high SCL (see Figure 30.3). If the receiving device does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high SCL.

The direction bit (R/W) occupies the least-significant bit position of the address byte. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.



C8051F70x/71x

| Table 30.6 | . SMBus Status | Decoding: Ha | ardware ACK | Enabled | (EHACK = 1) | (Continued) |
|------------|----------------|--------------|-------------|---------|-------------|-------------|
|------------|----------------|--------------|-------------|---------|-------------|-------------|

| | Valu | es F | Rea | d | | | Va V | lues Vrit | sto e | tus ected | | | | | | | |
|---------|------------------|--|--------------------------------------|-----------------------------|---|---|---------|--------------|----------|------------------------|--|----------------------------|---|---|---|---|------|
| Mode | Status Vector | ACKRQ | ARBLOST | ACK | Current SMbus State | Typical Response Options | STA | STO | ACK | Next Sta Vector Exp | | | | | | | |
| | | 0 | 0 | x | A slave address + R/W was | If Write, Set ACK for first data byte. | 0 | 0 | 1 | 0000 | | | | | | | |
| | | Ū | U | ~ | received; ACK sent. | If Read, Load SMB0DAT with data byte | 0 | 0 | Х | 0100 | | | | | | | |
| | 0010 | | | | l ost arbitration as master | If Write, Set ACK for first data byte. | 0 | 0 | 1 | 0000 | | | | | | | |
| iver | | 0 1 X slave address + R/W received ACK sent. | If Read, Load SMB0DAT with data byte | 0 | 0 | Х | 0100 | | | | | | | | | | |
| ece | | | | | | Reschedule failed transfer | 1 | 0 | Х | 1110 | | | | | | | |
| Slave R | 0001 | 0 | 0 | х | A STOP was detected while addressed as a Slave Trans- mitter or Slave Receiver. | Clear STO. | 0 | 0 | Х | | | | | | | | |
| | | 0 | 1 | Х | Lost arbitration while attempt- ing a STOP. | No action required (transfer complete/aborted). | 0 | 0 | 0 | | | | | | | | |
| | 0000 | 0 | 0 | v | | Set ACK for next data byte; Read SMB0DAT. | 0 | 0 | 1 | 0000 | | | | | | | |
| | | 0 | U | 0 | 0 | 0 | 0 | U | 0 | 0 | | A slave byte was received. | Set NACK for next data byte; Read SMB0DAT. | 0 | 0 | 0 | 0000 |
| ion | 0010 | 0 | 1 | x | Lost arbitration while attempt- | Abort failed transfer. | 0 | 0 | Х | — | | | | | | | |
| nditi | 0010 | Ŭ | | ~ | ing a repeated START. | Reschedule failed transfer. | 1 | 0 | Х | 1110 | | | | | | | |
| Cor | 0001 | 0 | 1 | х | Lost arbitration due to a | Abort failed transfer. | 0 | 0 | Х | | | | | | | | |
| ror | | | | | detected STOP. | Reschedule failed transfer. | 1 | 0 | Х | 1110 | | | | | | | |
| s | 0000 | 0 | 1 | х | Lost arbitration while transmit- | Abort failed transfer. | 0 | 0 | Х | — | | | | | | | |
| Bu | | _ | | ting a data byte as master. | | Reschedule failed transfer. | 1 | 0 | Х | 1110 | | | | | | | |



SFR Definition 32.1. SCON0: Serial Port 0 Control

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|---|---|--|--|---|---|---|--------------------------------|--|
| Nam | e SOMOD | E | MCE0 | REN0 | TB80 | RB80 | TIO | RI0 | |
| Туре | R/W | R | R/W | R/W | R/W | R/W | R/W | R/W | |
| Rese | t O | 1 | 0 | 0 | 0 | 0 | 0 | 0 | |
| SFR A | Address = 0x98; SFR Page = All Pages; Bit-Addressable | | | | | | | | |
| Bit | Name | | | | Function | | | | |
| 7 | SOMODE | Serial Port 0 Selects the UA 0: 8-bit UART 1: 9-bit UART | Serial Port 0 Operation Mode. Selects the UART0 Operation Mode. 0: 8-bit UART with Variable Baud Rate. 1: 9-bit UART with Variable Baud Rate. | | | | | | |
| 6 | Unused | Read = 1b, W | rite = Don't (| Care. | | | | | |
| 5 | MCE0 | Multiprocessor Communication Enable. The function of this bit is dependent on the Serial Port 0 Operation Mode: Mode 0: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: RI0 will only be activated if stop bit is logic level 1. Mode 1: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 4: DI0 is act and an intermut is compared on how the minth bit is logic 1. | | | | | | | |
| 4 | REN0 | Receive Enak | ole. eption disabl | ed. | | | | | |
| 3 | TR80 | Ninth Transm | ission Bit | eu. | | | | | |
| 3 | 1800 | The logic level (Mode 1). Unu | of this bit w sed in 8-bit | ill be sent as mode (Mode | s the ninth tra e 0). | ansmission b | oit in 9-bit UA | RT Mode | |
| 2 | RB80 | Ninth Receive Bit. RB80 is assigned the value of the STOP bit in Mode 0; it is assigned the value of the 9th data bit in Mode 1. | | | | | | lue of the | |
| 1 | TI0 | Transmit Inte | rrupt Flag. | | | | | | |
| | | Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in 8-bit UART Mode, or at the beginning of the STOP bit in 9-bit UART Mode). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manually by software. | | | | | | | |
| 0 | RI0 | Receive Inter | rupt Flag. | | | | | | |
| | | Set to 1 by ha STOP bit sam causes the CF cleared manua | rdware wher pling time). PU to vector ally by softwa | n a byte of da When the UA to the UART are. | ata has beer ART0 interru 0 interrupt s | n received by pt is enabled ervice routin | VUART0 (set l, setting this e. This bit m | t at the bit to 1 ust be | |



33. Timers

Each MCU includes four counter/timers: two are 16-bit counter/timers compatible with those found in the standard 8051, and two are 16-bit auto-reload timer for use with the ADC, SMBus, or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2 and Timer 3 offer 16-bit and split 8-bit timer functionality with auto-reload. Additionally, Timer 3 offers the ability to be clocked from the external oscillator while the device is in Suspend mode, and can be used as a wake-up source. This allows for implementation of a very low-power system, including RTC capability.

| Timer 0 and Timer 1 Modes: | Timer 2 Modes: | Timer 3 Modes: | |
|--|------------------------------------|-----------------------------------|--|
| 13-bit counter/timer | 16-bit timer with auto-reload | 16-bit timer with auto-reload | |
| 16-bit counter/timer | | | |
| 8-bit counter/timer with auto-reload | - | | |
| Two 8-bit counter/timers (Timer 0 only) | I wo 8-bit timers with auto-reload | Two 8-bit timers with auto-reload | |

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M–T0M) and the Clock Scale bits (SCA1–SCA0). The Clock Scale bits define a pre-scaled clock from which Timer 0 and/or Timer 1 may be clocked (See SFR Definition 33.1 for pre-scaled clock selection).

Timer 0/1 may then be configured to use this pre-scaled clock signal or the system clock. Timer 2 and Timer 3 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin (T0 or T1). Events with a frequency of up to one-fourth the system clock frequency can be counted. The input signal need not be periodic, but it should be held at a given level for at least two full system clock cycles to ensure the level is properly sampled.



SFR Definition 33.1. CKCON: Clock Control

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|------|------|------|-----|-----|-----|-------|
| Name | ТЗМН | T3ML | T2MH | T2ML | T1M | ТОМ | SCA | [1:0] |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/ | W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Address = 0x8E; SFR Page = All Pages

| Bit | Name | Function |
|-----|----------|---|
| 7 | ТЗМН | Timer 3 High Byte Clock Select.Selects the clock supplied to the Timer 3 high byte (split 8-bit timer mode only).0: Timer 3 high byte uses the clock defined by the T3XCLK bit in TMR3CN.1: Timer 3 high byte uses the system clock. |
| 6 | T3ML | Timer 3 Low Byte Clock Select. Selects the clock supplied to Timer 3. Selects the clock supplied to the lower 8-bit timer in split 8-bit timer mode. 0: Timer 3 low byte uses the clock defined by the T3XCLK bit in TMR3CN. 1: Timer 3 low byte uses the system clock. |
| 5 | T2MH | Timer 2 High Byte Clock Select.Selects the clock supplied to the Timer 2 high byte (split 8-bit timer mode only).0: Timer 2 high byte uses the clock defined by the T2XCLK bit in TMR2CN.1: Timer 2 high byte uses the system clock. |
| 4 | T2ML | Timer 2 Low Byte Clock Select. Selects the clock supplied to Timer 2. If Timer 2 is configured in split 8-bit timer mode, this bit selects the clock supplied to the lower 8-bit timer. 0: Timer 2 low byte uses the clock defined by the T2XCLK bit in TMR2CN. 1: Timer 2 low byte uses the system clock. |
| 3 | T1 | Timer 1 Clock Select. Selects the clock source supplied to Timer 1. Ignored when C/T1 is set to 1. 0: Timer 1 uses the clock defined by the prescale bits SCA[1:0]. 1: Timer 1 uses the system clock. |
| 2 | TO | Timer 0 Clock Select. Selects the clock source supplied to Timer 0. Ignored when C/T0 is set to 1. 0: Counter/Timer 0 uses the clock defined by the prescale bits SCA[1:0]. 1: Counter/Timer 0 uses the system clock. |
| 1:0 | SCA[1:0] | Timer 0/1 Prescale Bits.These bits control the Timer 0/1 Clock Prescaler:00: System clock divided by 1201: System clock divided by 410: System clock divided by 4811: External clock divided by 8 (synchronized with the system clock) |



34.3.5. 8-bit, 9-bit, 10-bit and 11-bit Pulse Width Modulator Modes

Each module can be used independently to generate a pulse width modulated (PWM) output on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer, and the setting of the PWM cycle length (8, 9, 10 or 11-bits). For backwards-compatibility with the 8-bit PWM mode available on other devices, the 8-bit PWM mode operates slightly different than 9, 10 and 11-bit PWM modes. It is important to note that all channels configured for 8/9/10/11-bit PWM mode will use the same cycle length. It is not possible to configure one channel for 8-bit PWM mode and another for 11bit mode (for example). However, other PCA channels can be configured to Pin Capture, High-Speed Output, Software Timer, Frequency Output, or 16-bit PWM mode independently.

34.3.5.1. 8-bit Pulse Width Modulator Mode

The duty cycle of the PWM output signal in 8-bit PWM mode is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see Figure 34.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the module's capture/compare high byte (PCA0CPHn) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register, and setting the CLSEL bits in register PCA0PWM to 00b enables 8-Bit Pulse Width Modulator mode. If the MATn bit is set to 1, the CCFn flag for the module will be set each time an 8-bit comparator match (rising edge) occurs. The COVF flag in PCA0PWM can be used to detect the overflow (falling edge), which will occur every 256 PCA clock cycles. The duty cycle for 8-Bit PWM Mode is given in Equation 34.2.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

Duty Cycle =
$$\frac{(256 - PCA0CPHn)}{256}$$

Equation 34.2. 8-Bit PWM Duty Cycle

Using Equation 34.2, the largest duty cycle is 100% (PCA0CPHn = 0), and the smallest duty cycle is 0.39% (PCA0CPHn = 0xFF). A 0% duty cycle may be generated by clearing the ECOMn bit to 0.







SFR Definition 34.7. PCA0CPLn: PCA Capture Module Low Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------------|-----|-----|-----|-----|-----|-----|-----|
| Name | PCA0CPn[7:0] | | | | | | | |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Addresses: PCA0CPL0 = 0xFB, PCA0CPL1 = 0xE9, PCA0CPL2 = 0xEB,

SFR Pages: PCA0CPL0 = 0, PCA0CPL1 = 0, PCA0CPL2 = 0,

| Bit | Name | Function | | | | |
|-------|--|---|--|--|--|--|
| 7:0 | PCA0CPn[7:0] | PCA Capture Module Low Byte. | | | | |
| | | The PCA0CPLn register holds the low byte (LSB) of the 16-bit capture module n. This register address also allows access to the low byte of the corresponding PCA channel's auto-reload value for 9, 10, or 11-bit PWM mode. The ARSEL bit in register PCA0PWM controls which register is accessed. | | | | |
| Note: | te: A write to this register will clear the module's ECOMn bit to a 0. | | | | | |

SFR Definition 34.8. PCA0CPHn: PCA Capture Module High Byte

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---------------|-----|-----|-----|-----|-----|-----|-----|
| Name | PCA0CPn[15:8] | | | | | | | |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SFR Addresses: PCA0CPH0 = 0xFC, PCA0CPH1 = 0xEA, PCA0CPH2 = 0xEC,

SFR Pages: PCA0CPH0 = 0, PCA0CPH1 = 0, PCA0CPH2 = 0,

| Bit | Name | Function | | | | |
|------|--|--|--|--|--|--|
| 7:0 | PCA0CPn[15:8] | PCA Capture Module High Byte. | | | | |
| | | The PCA0CPHn register holds the high byte (MSB) of the 16-bit capture module n. | | | | |
| | | This register address also allows access to the high byte of the corresponding PCA channel's auto-reload value for 9, 10, or 11-bit PWM mode. The ARSEL bit in register PCA0PWM controls which register is accessed. | | | | |
| Note | Note: A write to this register will set the module's ECOMn bit to a 1. | | | | | |

