E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Cap Sense, POR, PWM, Temp Sensor, WDT
Number of I/O	39
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-QFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f714-gm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 1.6. C8051F712/13/14/15 Block Diagram





Figure 1.7. C8051F716 Block Diagram



2. Ordering Information

All C8051F70x/71x devices have the following features:

- 25 MIPS (Peak)
- Calibrated Internal Oscillator
- SMBus/I²C
- UART
- Programmable counter array (3 channels)
- 4 Timers (16-bit)
- 1 Comparator
- Pb-Free (RoHS compliant) package
- 512 bytes RAM

In addition to the features listed above, each device in the C8051F70x/71x family has a set of features that vary across the product line. See Table 2.1 for a complete list of the unique feature sets for each device in the family.



Name	TQFP64	TQFP48 QFN48	QFN32	QFN24	Туре	Description
P3.0	29	_	15	_	D I/O or A In	Port 3.0. CS0 input pin 9.
P3.1	28	—	14	—	D I/O or A In	Port 3.1. CS0 input pin 10.
P3.2	27	_	13	—	D I/O or A In	Port 3.2. CS0 input pin 11.
P3.3	26	_	12	—	D I/O or A In	Port 3.3. CS0 input pin 12.
P3.4	23	19	11	—	D I/O or A In	Port 3.4. CS0 input pin 13.
P3.5	22	18	10	—	D I/O or A In	Port 3.5. CS0 input pin 14.
P3.6	21	17	9	—	D I/O or A In	Port 3.6. CS0 input pin 15.
P3.7	20	16	—	—	D I/O or A In	Port 3.7. CS0 input pin 16.
P4.0	19	15	—	9	D I/O or A In	Port 4.0. CS0 input pin 17.
P4.1	18	14	_	8	D I/O or A In	Port 4.1. CS0 input pin 18.
P4.2	17	13	_	7	D I/O or A In	Port 4.2. CS0 input pin 19.
P4.3	16	12	—	6	D I/O or A In	Port 4.3. CS0 input pin 20.
P4.4	15	—	—	5	D I/O or A In	Port 4.4. CS0 input pin 21.
P4.5	14	_	_	4	D I/O or A In	Port 4.5. CS0 input pin 22.
P4.6	13	_	_	3	D I/O or A In	Port 4.6. CS0 input pin 23.
P4.7	12	_	_	2	D I/O or A In	Port 4.7. CS0 input pin 24.
P5.0	11	11	8	-	D I/O or A In	Port 5.0. CS0 input pin 25.

Table 3.1. Pin Definitions for the C8051F70x/71x (Continued)







Table 9.8. Capacitive Sense Electrical Characteristics

 V_{DD} = 1.8 to 3.6 V; T_{A} = –40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Single Conversion Time ¹	12-bit Mode	20	29	40	μs
	13-bit Mode (default)	21	31	42.5	
	14-bit Mode	23	33	45	
	16-bit Mode	26	38	50	
Number of Channels	64-pin Packages		38		Channels
	48-pin Packages	1	27		
	32-pin Packages	1	26		
	24-pin Packages	l	18		
Capacitance per Code	Default Configuration	<u> </u>	1		fF
External Capacitive Load	CS0CG = 111b (Default)	—		45	pF
	CS0CG = 000b	I —	I <u> </u>	500	pF
External Series Impedance	CS0CG = 111b (Default)	—	—	50	kΩ
Quantization Noise ¹²	RMS	—	3		fF
	Peak-to-Peak	—	20		fF
Power Supply Current	CS module bias current, 25 °C		50	60	μA
	CS module alone, maximum code output, 25 °C	—	90	105	μA
	Wake-on-CS threshold (suspend mode with regulator and CS module on) ³	—	130	145	μA
Notes:					

1. Conversion time is specified with the default configuration.

2. RMS Noise is equivalent to one standard deviation. Peak-to-peak noise encompasses ±3.3 standard deviations. The RMS noise value is specified with the default configuration.

3. Includes only current from regulator, CS module, and MCU in suspend mode.



14. Comparator0

C8051F70x/71x devices include an on-chip programmable voltage comparator, Comparator0, shown in Figure 14.1.

The Comparator offers programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a synchronous "latched" output (CP0), or an asynchronous "raw" output (CP0A). The asynchronous CP0A signal is available even when the system clock is not active. This allows the Comparator to operate and generate an output with the device in STOP mode. When assigned to a Port pin, the Comparator output may be configured as open drain or push-pull (see Section "28.4. Port I/O Initialization" on page 189). Comparator0 may also be used as a reset source (see Section "25.5. Comparator0 Reset" on page 167).

The Comparator0 inputs are selected by the comparator input multiplexer, as detailed in Section "14.1. Comparator Multiplexer" on page 78.



Figure 14.1. Comparator0 Functional Block Diagram

The Comparator output can be polled in software, used as an interrupt source, and/or routed to a Port pin. When routed to a Port pin, the Comparator output is available asynchronous or synchronous to the system clock; the asynchronous output is available even in STOP mode (with no system clock active). When disabled, the Comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and the power supply to the comparator is turned off. See Section "28.3. Priority Crossbar Decoder" on page 185 for details on configuring Comparator outputs via the digital Crossbar. Comparator inputs can be externally driven from -0.25 V to (V_{DD}) + 0.25 V without damage or upset. The complete Comparator electrical specifications are given in Section "9. Electrical Characteristics" on page 47.



SFR Definition 15.12. CS0MX: Capacitive Sense Mux Channel Select

Bit	7	6		5	4		3	2	1		0
Nam	e CSOUC			CS0MX[5:0]							
Туре	e R/W	R/W		R/W							
Rese	et O	0		0	0		0	0	C)	0
SFR /	Address = 0x9	C; SFR P	age = 0	e = 0							
Bit	Name					Desc	ription				
7	CS0UC	CS0 Unc	onnecte	ed.							
		Disconne	cts CS0	from al	l port pin	is, regar	dless of th	ne select	ed chan	nel.	
		0: CS0 co 1: CS0 di	sconnecteo	cted fron	pins n port pii	ns					
6	Reserved	Write = 0	b								
5:0	CS0MX[5:0]	CS0 Mux	Chann	el Selec	ct.						
		Selects o	ne of the	e 38 inp	ut chann	els for C	Capacitive	Sense c	onversio	on.	
		Value	64-pin	48-pin	32-pin	24-pin	Value	64-pin	48-pin	32-pin	24-pin
		000000	P2.0	P2.0	P2.0	P2.0	010011	P4.3	P4.3		P4.3
		000001	P2.1	P2.1	P2.1	P2.1	010100	P4.4	—		P4.4
		000010	P2.2	P2.2	P2.2	P2.2	010101	P4.5	—		P4.5
		000011	P2.3	P2.3	P2.3	P2.3	010110	P4.6	—	_	P4.6
		000100	P2.4	P2.4	P2.4	P2.4	010111	P4.7	—		P4.7
		000101	P2.5	P2.5	P2.5	P2.5	011000	P5.0	P5.0	P5.0	—
		000110	P2.6	P2.6	P2.6	P2.6	011001	P5.1	P5.1	P5.1	—
		000111	P2.7	P2.7	P2.7	P2.7	011010	P5.2	P5.2	P5.2	—
		001000	P3.0	_	P3.0	_	011011	P5.3	P5.3	P5.3	—
		001001	P3.1	_	P3.1	_	011100	P5.4	P5.4	P5.4	—
		001010	P3.2		P3.2		011101	P5.5	P5.5	P5.5	—
		001011	P3.3	_	P3.3	_	011110	P5.6	P5.6	P5.6	—
		001100	P3.4	P3.4	P3.4	_	011111	P5.7	P5.7	P5.7	—
		001101	P3.5	P3.5	P3.5	_	100000	P6.0	—		—
		001110	P3.6	P3.6	P3.6	_	100001	P6.1	_		—
		001111	P3.7	P3.7	—	_	100010	P6.2	_	—	—
		010000	P4.0	P4.0	_	P4.0	100011	P6.3	P6.3	P6.3	—
		010001	P4.1	P4.1	_	P4.1	100100	P6.4	P6.4	P6.4	P6.4
		010010	P4.2	P4.2	—	P4.2	100101	P6.5	P6.5	P6.5	P6.5



With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

16.1. Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51[™] instruction set. Standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51[™] counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

16.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 16.1 is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.



SFR Definition 18.1. EMI0CN: External Memory Interface Control

Bit	7	6	5	4	3	2	1	0		
Name	PGSEL[7:0]									
Туре	R/W									
Reset	0	0	0	0	0	0	0	0		
	EP Addross - 0xAA: SEP Dago - E									

SFR Address = 0xAA; SFR Page = F

Bit	Name	Function
7:0	PGSEL[7:0]	XRAM Page Select Bits.
		The XRAM Page Select Bits provide the high byte of the 16-bit external data memory
		address when using an 8-bit MOVX command, effectively selecting a 256-byte page of
		RAM.
		0x00: 0x0000 to 0x00FF
		0x01: 0x0100 to 0x01FF
		0xFE: 0xFE00 to 0xFEFF
		0xFF: 0xFF00 to 0xFFFF
1		



25.5. Comparator0 Reset

Comparator0 can be configured as a reset source by writing a 1 to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled and allowed to settle prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0-), the device is put into the reset state. After a Comparator0 reset, the CORSEF flag (RSTSRC.5) will read 1 signifying Comparator0 as the reset source; otherwise, this bit reads 0. The state of the RST pin is unaffected by this reset.

25.6. Watchdog Timer Reset

The programmable Watchdog Timer (WDT) can be used to prevent software from running out of control during a system malfunction. The WDT function can be enabled or disabled by software as described in Section "26. Watchdog Timer" on page 169. If a system malfunction prevents user software from updating the WDT, a reset is generated and the WDTRSF bit (RSTSRC.3) is set to 1. The state of the RST pin is unaffected by this reset.

25.7. Flash Error Reset

If a Flash read/write/erase or program read targets an illegal address, a system reset is generated. This may occur due to any of the following:

- A Flash write or erase is attempted above user code space. This occurs when PSWE is set to 1 and a MOVX write operation targets an address above address 0x3DFF.
- A Flash read is attempted above user code space. This occurs when a MOVC operation targets an address above address 0x3DFF.
- A Program read is attempted above user code space. This occurs when user code attempts to branch to an address above 0x3DFF.
- A Flash read, write or erase attempt is restricted due to a Flash security setting (see Section "22.3. Security Options" on page 149).

The FERROR bit (RSTSRC.6) is set following a Flash error reset. The state of the \overline{RST} pin is unaffected by this reset.

25.8. Software Reset

Software may force a reset by writing a 1 to the SWRSF bit (RSTSRC.4). The SWRSF bit will read 1 following a software forced reset. The state of the RST pin is unaffected by this reset.



28. Port Input/Output

Digital and analog resources are available through 64 I/O pins. Each of the Port pins P0.0–P2.7 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources, or assigned to an analog function as shown in Figure 28.4. The designer has complete control over which functions are assigned, limited only by the number of physical I/O pins. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. The state of a Port I/O pin can always be read in the corresponding Port latch, regardless of the Crossbar settings.

The Crossbar assigns the selected internal digital resources to the I/O pins based on the Priority Decoder. The registers XBR0 and XBR1, defined in SFR Definition 28.1 and SFR Definition 28.2, are used to select internal digital functions.

All Port I/Os except P0.3 are tolerant of voltages up to 2 V above the V_{DD} supply (refer to Figure 28.2 for the Port cell circuit). The Port I/O cells are configured as either push-pull or open-drain in the Port Output Mode registers (PnMDOUT, where n = 0,1). Complete Electrical Specifications for Port I/O are given in Section "9. Electrical Characteristics" on page 47.



Figure 28.1. Port I/O Functional Block Diagram



28.2.2. Assigning Port I/O Pins to Digital Functions

Any Port pins not assigned to analog functions may be assigned to digital functions or used as GPIO. Most digital functions rely on the Crossbar for pin assignment; however, some digital functions bypass the Crossbar in a manner similar to the analog functions listed above. **Port pins used by these digital func-tions and any Port pins selected for use as GPIO should have their corresponding bit in PnSKIP set to 1.** Table 28.2 shows all available digital functions and the potential mapping of Port I/O to each digital function.

Digital Function	Potentially Assignable Port Pins	SFR(s) used for Assignment
UART0, SPI0, SMBus, CP0, CP0A, SYSCLK, PCA0 (CEX0-2 and ECI), T0 or T1.	Any Port pin available for assignment by the Crossbar. This includes P0.0–P2.7 pins which have their PnSKIP bit set to 0. Note: The Crossbar will always assign UART0 pins to P0.4 and P0.5.	XBR0, XBR1
Any pin used for GPIO	P0.0–P6.5	P0SKIP, P1SKIP, P2SKIP
External Memory Interface	P3.0–P6.2	EMI0CF

Table 28.2. Port I/O Assignment for Digital Functions

28.2.3. Assigning Port I/O Pins to External Event Trigger Functions

External event trigger functions can be used to trigger an interrupt or wake the device from a low power mode when a transition occurs on a digital I/O pin. The event trigger functions do not require dedicated pins and will function on both GPIO pins (PnSKIP = 1) and pins in use by the Crossbar (PnSKIP = 0). External event trigger functions cannot be used on pins configured for analog I/O. Table 28.3 shows all available external event trigger functions.

Table 28.3	3. Port I/O	Assignment	for External	Event Trigger	[·] Functions
		,			

Event Trigger Function	Potentially Assignable Port Pins	SFR(s) used for Assignment
External Interrupt 0	P0.0–P0.7	IT01CF
External Interrupt 1	P0.0–P0.7	IT01CF
Port Match	P0.0–P1.7	P0MASK, P0MAT P1MASK, P1MAT



29.6. CRC0 Bit Reverse Feature

CRC0 includes hardware to reverse the bit order of each bit in a byte as shown in Figure 29.1. Each byte of data written to CRC0FLIP is read back bit reversed. For example, if 0xC0 is written to CRC0FLIP, the data read back is 0x03. Bit reversal is a useful mathematical function used in algorithms such as the FFT.

SFR Definition 29.6. CRC0FLIP: CRC Bit Flip

Bit	7	6	5	4	3	2	1	0			
Nam	e	CRC0FLIP[7:0]									
Туре	9	R/W									
Rese	et O	0	0 0 0 0 0 0								
SFR A	Address = 0x9	5; SFR Page	e = F								
Bit	Name				Functio	n					
7:0	CRC0FLIP[7	:0] CRC0 I	CRC0 Bit Flip.								
		Any byte written to CRC0FLIP is read back in a bit-reversed order, i.e. the written LSB becomes the MSB. For example:									

If 0xC0 is written to CRC0FLIP, the data read back will be 0x03. If 0x05 is written to CRC0FLIP, the data read back will be 0xA0.



Table 30.5. SMBus Status Decoding: Hardware ACK Disabled (EHAC	K = 0)
--	--------

	Valu	es I	Rea	d			Val V	lues Vrit	sto e	tus ected
Mode	Status Vector	ACKRQ	ARBLOST	ACK	Current SMbus State	Typical Response Options	STA	STO	ACK	Next Sta Vector Exp
	1110	0	0	х	A master START was gener- ated.	Load slave address + R/W into SMB0DAT.	0	0	Х	1100
er		0	0	0	A master data or address byte was transmitted; NACK received.	Set STA to restart transfer. Abort transfer.	1 0	0 1	X X	1110 —
Insmitte						Load next data byte into SMB0DAT.	0	0	Х	1100
Tra	1100					End transfer with STOP.	0	1	Х	—
Master	1100	0	0	1	A master data or address byte was transmitted; ACK	End transfer with STOP and start another transfer.	1	1	Х	—
					received.	Send repeated START.	1	0	Х	1110
						Switch to Master Receiver Mode (clear SI without writing new data to SMB0DAT).	0	0	Х	1000
						Acknowledge received byte; Read SMB0DAT.	0	0	1	1000
						Send NACK to indicate last byte, and send STOP.	0	1	0	
ver						Send NACK to indicate last byte, and send STOP followed by START.	1	1	0	1110
r Recei	1000	1	0	х	A master data byte was received; ACK requested.	Send ACK followed by repeated START.	1	0	1	1110
Master		Send NACK to indicate last byte, and send repeated START.				1	0	0	1110	
						Send ACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	1	1100
						Send NACK and switch to Mas- ter Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	0	1100



SFR Definition 31.1. SPI0CFG: SPI0 Configuration

Bit	7	6	5	4	3	2	1	0
Name	SPIBSY	MSTEN	СКРНА	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT
Туре	R	R/W	R/W	R/W	R	R	R	R
Reset	0	0	0	0	0	1	1	1

SFR Address = 0xA1; SFR Page = 0

Bit	Name	Function					
7	SPIBSY	SPI Busy.					
		This bit is set to logic 1 when a SPI transfer is in progress (master or slave mode).					
6	MSTEN	Master Mode Enable.					
		0: Disable master mode. Operate in slave mode.					
5	СКРНА	SPIU CIOCK Phase.					
		1: Data centered on second edge of SCK period.					
4	CKPOI	SPI0 Clock Polarity.					
		0: SCK line low in idle state.					
		1: SCK line high in idle state.					
3	SLVSEL	Slave Selected Flag.					
		This bit is set to logic 1 whenever the NSS pin is low indicating SPI0 is the selected					
		slave. It is cleared to logic 0 when NSS is high (slave not selected). This bit does					
		sion of the pin input.					
2	NSSIN	NSS Instantaneous Pin Input.					
_	neent	This bit mimics the instantaneous value that is present on the NSS port pin at the					
		time that the register is read. This input is not de-glitched.					
1	SRMT	Shift Register Empty (valid in slave mode only).					
		This bit will be set to logic 1 when all data has been transferred in/out of the shift					
		register, and there is no new information available to read from the transmit buffer					
		the shift register from the transmit buffer or by a transition on SCK. SRMT = 1 when					
		in Master Mode.					
0	RXBMT	Receive Buffer Empty (valid in slave mode only).					
		This bit will be set to logic 1 when the receive buffer has been read and contains no					
		new information. If there is new information available in the receive buffer that has					
Nati		not been read, this bit will return to logic U. RABINT = 1 when in Master Mode.					
Note:	sampled one SV	Data on MOSI is sampled in the center of each data bit. In master mode, data on MISO is					
	See Table 31.1 for timing parameters.						



32.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB80 (SCON0.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: (1) RI0 must be logic 0, and (2) if MCE0 is logic 1, the 9th bit must be logic 1 (when MCE0 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80, and the RI0 flag is set to 1. If the above conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set to 1. A UART0 interrupt will occur if enabled when either TI0 or RI0 is set to 1.



Figure 32.5. 9-Bit UART Timing Diagram



32.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE0 bit (SCON0.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic 1 (RB80 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its MCE0 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE0 bits set and do not generate interrupts on the reception of the following data byte(s) addressed slave resets its MCE0 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).



Figure 32.6. UART Multi-Processor Mode Interconnect Diagram



SFR Definition 33.9. TMR2RLL: Timer 2 Reload Register Low Byte

Bit	7	6	5	4	3	2	1	0
Nam	e			TMR2F	RLL[7:0]	· · · · · · · · · · · · · · · · · · ·		
Тур	e			R/	W			
Rese	et 0	0	0	0	0	0	0	0
SFR /	Address = 0xCA	A; SFR Page	e = 0					
Bit	Name				Function			
7:0 TMR2RLL[7:0		Timer 2	Reload Regi	ster Low By	/te.			

TMR2RLL holds the low byte of the reload value for Timer 2.

SFR Definition 33.10. TMR2RLH: Timer 2 Reload Register High Byte

Bit	7	6	5	4	3	2	1	0
Nam	e	TMR2RLH[7:0]						
Туре	9			R/	W			
Rese	et 0	0	0	0	0	0	0	0
SFR A	SFR Address = 0xCB; SFR Page = 0							
Bit	Name				Function			

	itanio	
7:0	TMR2RLH[7:0]	Timer 2 Reload Register High Byte.
		TMR2RLH holds the high byte of the reload value for Timer 2.



SFR Definition 34.3. PCA0PWM: PCA PWM Configuration

Bit	7	6	5	4	3	2	1	0
Name	ARSEL	ECOV	COVF				CLSE	L[1:0]
Туре	R/W	R/W	R/W	R	R	R	R/W	
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xA1; SFR Page = F

Bit	Name	Function
7	ARSEL	Auto-Reload Register Select.
		This bit selects whether to read and write the normal PCA capture/compare registers (PCA0CPn), or the Auto-Reload registers at the same SFR addresses. This function is used to define the reload value for 9, 10, and 11-bit PWM modes. In all other modes, the Auto-Reload registers have no function. 0: Read/Write Capture/Compare Registers at PCA0CPHn and PCA0CPLn. 1: Read/Write Auto-Reload Registers at PCA0CPHn and PCA0CPLn.
6	ECOV	Cycle Overflow Interrupt Enable.
		This bit sets the masking of the Cycle Overflow Flag (COVF) interrupt.
		0: COVF will not generate PCA interrupts.
		1: A PCA interrupt will be generated when COVF is set.
5	COVF	Cycle Overflow Flag.
		This bit indicates an overflow of the 8th, 9th, 10th, or 11th bit of the main PCA counter (PCA0). The specific bit used for this flag depends on the setting of the Cycle Length Select bits. The bit can be set by hardware or software, but must be cleared by software.
		0: No overflow has occurred since the last time this bit was cleared.
		1: An overflow has occurred since the last time this bit was cleared.
4:2	Unused	Read = 000b; Write = don't care.
1:0	CLSEL[1:0]	Cycle Length Select.
		 When 16-bit PWM mode is not selected, these bits select the length of the PWM cycle, between 8, 9, 10, or 11 bits. This affects all channels configured for PWM which are not using 16-bit PWM mode. These bits are ignored for individual channels configured to16-bit PWM mode. 00: 8 bits. 01: 9 bits. 10: 10 bits. 11: 11 bits.

