



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | ARM® Cortex®-M4 |
| Core Size | 32-Bit Single-Core |
| Speed | 100MHz |
| Connectivity | CANbus, EBI/EMI, Ethernet, I ² C, IrDA, SD, SPI, UART/USART, USB, USB OTG |
| Peripherals | DMA, I ² S, LVD, POR, PWM, WDT |
| Number of I/O | 100 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 64K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V |
| Data Converters | A/D 42x16b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-LQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mk60dx256vlq10 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

3.4.1 Example

This is an example of an operating rating:

| Symbol | Description | Min. | Max. | Unit |
|-----------------|------------------------------|------|------|------|
| V _{DD} | 1.0 V core supply voltage | -0.3 | 1.2 | V |

3.5 Result of exceeding a rating





Terminology and guidelines





3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.



3.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

| Symbol | Description | Min. | Тур. | Max. | Unit |
|-----------------|--|------|------|------|------|
| I _{WP} | Digital I/O weak pullup/pulldown current | 10 | 70 | 130 | μΑ |

3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

| Symbol | Description | Value | Unit |
|-----------------|----------------------|-------|------|
| T _A | Ambient temperature | 25 | C° |
| V _{DD} | 3.3 V supply voltage | 3.3 | V |



5.2 Nonswitching electrical specifications

5.2.1 Voltage and current operating requirements Table 1. Voltage and current operating requirements

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------------------------|--|-----------------------|----------------------|------|-------|
| V _{DD} | Supply voltage | 1.71 | 3.6 | V | |
| V _{DDA} | Analog supply voltage | 1.71 | 3.6 | V | |
| V _{DD} – V _{DDA} | V _{DD} -to-V _{DDA} differential voltage | -0.1 | 0.1 | V | |
| $V_{SS} - V_{SSA}$ | V _{SS} -to-V _{SSA} differential voltage | -0.1 | 0.1 | V | |
| V _{BAT} | RTC battery supply voltage | 1.71 | 3.6 | V | |
| V _{IH} | Input high voltage | | | | |
| | • $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$ | $0.7 \times V_{DD}$ | _ | V | |
| | • $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$ | $0.75 \times V_{DD}$ | _ | V | |
| V _{IL} | Input low voltage | | | | |
| | • $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$ | _ | $0.35 \times V_{DD}$ | V | |
| | • $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$ | _ | $0.3 \times V_{DD}$ | V | |
| V _{HYS} | Input hysteresis | $0.06 \times V_{DD}$ | _ | V | |
| I _{ICDIO} | Digital pin negative DC injection current — single pin | | | | 1 |
| | • V _{IN} < V _{SS} -0.3V | -5 | _ | mA | |
| I _{ICAIO} | Analog ² , EXTAL, and XTAL pin DC injection current — | | | | 3 |
| | | F | | mA | |
| | • $V_{IN} < V_{SS}$ -0.3V (Negative current injection) | -5 | | | |
| | • $V_{IN} > V_{DD} + 0.3V$ (Positive current injection) | _ | +5 | | |
| I _{ICcont} | Contiguous pin DC injection current —regional limit, | | | | |
| | includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins | | | | |
| | Negative current injection | -25 | — | mA | |
| | Positive current injection | _ | +25 | | |
| | | | | | |
| V _{ODPU} | Open drain pullup voltage level | V _{DD} | V _{DD} | V | 4 |
| V _{RAM} | V _{DD} voltage required to retain RAM | 1.2 | — | V | |
| V _{RFVBAT} | V _{BAT} voltage required to retain the VBAT register file | V _{POR VBAT} | — | V | |

- All 5 V tolerant digital I/O pins are internally clamped to V_{SS} through an ESD protection diode. There is no diode connection to V_{DD}. If V_{IN} is less than V_{DIO_MIN}, a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V_{DIO_MIN}-V_{IN})/II_{ICDIO}I.
- 2. Analog pins are defined as pins that do not have an associated general purpose I/O port function. Additionally, EXTAL and XTAL are analog pins.
- 3. All analog pins are internally clamped to V_{SS} and V_{DD} through ESD protection diodes. If V_{IN} is less than V_{AIO_MIN} or greater than V_{AIO_MAX}, a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V_{AIO_MIN}-V_{IN})/II_{ICAIO}I. The positive injection current limiting resistor is calculated as R=(V_{AIO_MIN}-V_{IN})/II_{ICAIO}I. Select the larger of these two calculated resistances if the pin is exposed to positive and negative injection currents.
- 4. Open drain outputs must be pulled to VDD.

K60 Sub-Family Data Sheet, Rev. 3, 6/2013.

| \mathbf{A} | | |
|--------------|--|--|

5.2.3 Voltage and current operating behaviors Table 4. Voltage and current operating behaviors

| Symbol | Description | Min. | Typ. ¹ | Max. | Unit | Notes |
|------------------|---|-----------------------|-------------------|------|------|---------|
| V _{OH} | Output high voltage — high drive strength | | | | | |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -9mA | V _{DD} – 0.5 | — | — | V | |
| | • 1.71 V \leq V _{DD} \leq 2.7 V, I _{OH} = -3mA | V _{DD} – 0.5 | — | | V | |
| | Output high voltage — low drive strength | | | | | |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -2mA | V _{DD} – 0.5 | | _ | v | |
| | • 1.71 V \leq V _{DD} \leq 2.7 V, I _{OH} = -0.6mA | $V_{DD} - 0.5$ | _ | _ | v | |
| I _{ОНТ} | Output high current total for all ports | _ | | 100 | mA | |
| V _{OL} | Output low voltage — high drive strength | | | | | 2 |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 10mA | _ | _ | 0.5 | v | |
| | • 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 5mA | _ | — | 0.5 | v | |
| | Output low voltage — low drive strength | | | | | |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 2mA | _ | _ | 0.5 | v | |
| | • 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 1mA | _ | _ | 0.5 | v | |
| I _{OLT} | Output low current total for all ports | _ | | 100 | mA | |
| I _{INA} | Input leakage current, analog pins and digital pins configured as analog inputs | | | | | 3, 4 |
| | • $V_{SS} \le V_{IN} \le V_{DD}$ | | | | | |
| | All pins except EXTAL32, XTAL32, EXTAL XTAL | _ | 0.002 | 0.5 | μA | |
| | EXTAL (PTA18) and XTAL (PTA19) | — | 0.004 | 1.5 | μA | |
| | • EXTAL32, XTAL32 | _ | 0.075 | 10 | μA | |
| I _{IND} | Input leakage current, digital pins | | | | | 4, 5 |
| | • $V_{SS} \le V_{IN} \le V_{IL}$ | | | | | |
| | All digital pins | _ | 0.002 | 0.5 | μA | |
| | • Vm = Vpp | | | | | |
| | All digital pins except PTD7 | _ | 0.002 | 0.5 | μA | |
| | PTD7 | _ | 0.004 | 1 | μA | |
| I _{IND} | Input leakage current, digital pins | | | | | 4, 5, 6 |
| | • $V_{IL} < V_{IN} < V_{DD}$ | | | | | |
| | • V _{DD} = 3.6 V | | 18 | 26 | μA | |
| | • V _{DD} = 3.0 V | | 12 | 49 | μA | |
| | • V _{DD} = 2.5 V | | 8 | 13 | μA | |
| | • V _{DD} = 1.7 V | _ | 3 | 6 | μA | |

Table continues on the next page ...

K60 Sub-Family Data Sheet, Rev. 3, 6/2013.



Symbol Description Min. Typ.¹ Unit Max. Notes Input leakage current, digital pins 4, 5 I_{IND} V_{DD} < V_{IN} < 5.5 V 1 50 μΑ ZIND Input impedance examples, digital pins 4, 7 • V_{DD} = 3.6 V kΩ 48 • V_{DD} = 3.0 V kΩ 55 • V_{DD} = 2.5 V 57 kΩ • V_{DD} = 1.7 V 85 kΩ R_{PU} Internal pullup resistors 20 35 50 kΩ 8 Internal pulldown resistors 20 35 50 kΩ 9 R_{PD}

Table 4. Voltage and current operating behaviors (continued)

- 1. Typical values characterized at 25° C and VDD = 3.6 V unless otherwise noted.
- 2. Open drain outputs must be pulled to $V_{\text{DD}}.$
- 3. Analog pins are defined as pins that do not have an associated general purpose I/O port function.
- 4. Digital pins have an associated GPIO port function and have 5V tolerant inputs, except EXTAL and XTAL.
- 5. Internal pull-up/pull-down resistors disabled.
- 6. Characterized, not tested in production.
- 7. Examples calculated using V_{IL} relation, V_{DD} , and max I_{IND} : $Z_{IND}=V_{IL}/I_{IND}$. This is the impedance needed to pull a high signal to a level below V_{IL} due to leakage when $V_{IL} < V_{IN} < V_{DD}$. These examples assume signal source low = 0 V.
- 8. Measured at V_{DD} supply voltage = V_{DD} min and Vinput = V_{SS}
- 9. Measured at V_{DD} supply voltage = V_{DD} min and Vinput = V_{DD}



5.2.4 Power mode transition operating behaviors

All specifications except t_{POR} , and VLLSx \rightarrow RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 100 MHz
- Bus clock = 50 MHz
- FlexBus clock = 50 MHz
- Flash clock = 25 MHz
- MCG mode: FEI



| Board type | Symbol | Description | 144 LQFP | 144 MAPBGA | Unit | Notes |
|----------------------|-------------------|--|----------|---------------|------|-------|
| Four-layer (2s2p) | R _{θJA} | Thermal resistance, junction to ambient (natural convection) | 36 | 29 | °C/W | 1 |
| Single-layer (1s) | R _{ejma} | Thermal resistance, junction to ambient (200 ft./ min. air speed) | 36 | 38 | °C/W | 1 |
| Four-layer (2s2p) | R _{ejma} | Thermal resistance, junction to ambient (200 ft./ min. air speed) | 30 | 25 | °C/W | 1 |
| | R _{θJB} | Thermal resistance, junction to board | 24 | 16 | °C/W | 2 |
| _ | R _{θJC} | Thermal resistance, junction to case | 9 | 9 | °C/W | 3 |
| | Ψ _{JT} | Thermal characterization parameter, junction to package top outside center (natural convection) | 2 | 2 | °C/W | 4 |

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).

6 Peripheral operating requirements and behaviors

6.1 Core modules



| Symbol | Description | Min. | Max. | Unit |
|--------|---|------|------|------|
| J13 | TRST assert time | 100 | — | ns |
| J14 | TRST setup time (negation) to TCLK high | 8 | _ | ns |

Table 14. JTAG full voltage range electricals (continued)







Figure 6. Boundary scan (JTAG) timing



| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|--|--|------------|--------------|----------|------|-------|
| | Swap Control execution time | | | | | |
| t _{swapx01} | control code 0x01 | _ | 200 | — | μs | |
| t _{swapx02} | control code 0x02 | _ | 70 | 150 | μs | |
| t _{swapx04} | control code 0x04 | _ | 70 | 150 | μs | |
| t _{swapx08} | control code 0x08 | _ | _ | 30 | μs | |
| | Program Partition for EEPROM execution time | | | | | |
| t _{pgmpart64k} | • 64 KB FlexNVM | _ | 138 | — | ms | |
| t _{pgmpart256k} | • 256 KB FlexNVM | _ | 145 | — | ms | |
| | Set FlexRAM Function execution time: | | | | | |
| t _{setramff} | Control Code 0xFF | _ | 70 | _ | μs | |
| t _{setram32k} | 32 KB EEPROM backup | _ | 0.8 | 1.2 | ms | |
| t _{setram64k} | 64 KB EEPROM backup | _ | 1.3 | 1.9 | ms | |
| t _{setram256k} | • 256 KB EEPROM backup | _ | 4.5 | 5.5 | ms | |
| Byte-write to FlexRAM for EEPROM operation | | | | | | |
| t _{eewr8bers} | Byte-write to erased FlexRAM location execution time | _ | 175 | 260 | μs | 3 |
| | Byte-write to FlexRAM execution time: | | | | | |
| t _{eewr8b32k} | 32 KB EEPROM backup | _ | 385 | 1800 | μs | |
| t _{eewr8b64k} | 64 KB EEPROM backup | _ | 475 | 2000 | μs | |
| t _{eewr8b128k} | • 128 KB EEPROM backup | _ | 650 | 2400 | μs | |
| t _{eewr8b256k} | 256 KB EEPROM backup | _ | 1000 | 3200 | μs | |
| | Word-write to FlexRAM | for EEPRON | / operation | | | |
| t _{eewr16bers} | Word-write to erased FlexRAM location execution time | | 175 | 260 | μs | |
| | Word-write to FlexRAM execution time: | | | | | |
| t _{eewr16b32k} | • 32 KB EEPROM backup | _ | 385 | 1800 | μs | |
| t _{eewr16b64k} | • 64 KB EEPROM backup | _ | 475 | 2000 | μs | |
| t _{eewr16b128k} | • 128 KB EEPROM backup | _ | 650 | 2400 | μs | |
| t _{eewr16b256k} | • 256 KB EEPROM backup | _ | 1000 | 3200 | μs | |
| | Longword-write to FlexRA | M for EEPR | OM operatior | <u>ו</u> | | |
| t _{eewr32bers} | Longword-write to erased FlexRAM location execution time | | 360 | 540 | μs | |
| | Longword-write to FlexRAM execution time: | | | | | |
| t _{eewr32b32k} | 32 KB EEPROM backup | — | 630 | 2050 | μs | |
| t _{eewr32b64k} | 64 KB EEPROM backup | — | 810 | 2250 | μs | |
| t _{eewr32b128k} | 128 KB EEPROM backup | — | 1200 | 2675 | μs | |
| t _{eewr32b256k} | • 256 KB EEPROM backup | _ | 1900 | 3500 | μs | |

Table 21. Flash command timing specifications (continued)



Figure 12. FlexBus write timing diagram

6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

6.6 Analog



| Table 28. | 16-bit ADC characteristics | $(V_{REFH} = V_{DC})$ | _{DA} , V _{REFL} = ^v | V _{SSA}) (continued) |
|-----------|----------------------------|-----------------------|--|--------------------------------|
|-----------|----------------------------|-----------------------|--|--------------------------------|

| Symbol | Description | Conditions ¹ . | Min. | Typ. ² | Max. | Unit | Notes |
|--------------------|--------------------------------|--------------------------------------|--------------|-------------------|--------------|------------------|-------------------------|
| | ADC | • ADLPC = 1, ADHSC = 0 | 1.2 | 2.4 | 3.9 | MHz | t _{ADACK} = 1/ |
| | asynchronous clock source | • ADLPC = 1, ADHSC = 1 | 2.4 | 4.0 | 6.1 | MHz | † _{ADACK} |
| † _{ADACK} | | • ADLPC = 0, ADHSC = 0 | 3.0 | 5.2 | 7.3 | MHz | |
| | | • ADLPC = 0, ADHSC = 1 | 4.4 | 6.2 | 9.5 | MHz | |
| | Sample Time | See Reference Manual chapter | for sample t | imes | | | |
| TUE | Total unadjusted | 12-bit modes | _ | ±4 | ±6.8 | LSB ⁴ | 5 |
| | error | <12-bit modes | — | ±1.4 | ±2.1 | | |
| DNL | Differential non- | 12-bit modes | | ±0.7 | -1.1 to +1.9 | LSB ⁴ | 5 |
| | linearity | | | | -0.3 to 0.5 | | |
| | | <12-bit modes | — | ±0.2 | | | |
| INL | Integral non- | 12-bit modes | — | ±1.0 | -2.7 to +1.9 | LSB ⁴ | 5 |
| | linearity | | | | -0.7 to +0.5 | | |
| | | <12-bit modes | | ±0.5 | | | |
| E _{FS} | Full-scale error | 12-bit modes | — | -4 | -5.4 | LSB ⁴ | V _{ADIN} = |
| | | <12-bit modes | — | -1.4 | -1.8 | | V DDA |
| E . | Quantization | 16-bit modes | | -1 to 0 | | I SB4 | 5 |
| | error | <13-bit modes | | -1100 | +0.5 | LOD | |
| | | | | | 10.5 | | |
| ENOB | Effective number | 16-bit differential mode | | | | | 6 |
| | | • Avg = 32 | 12.8 | 14.5 | _ | bits | |
| | | • Avg = 4 | 11.9 | 13.8 | _ | bits | |
| | | 16-bit single-ended mode | | | | | |
| | | • Avg = 32 | 10.0 | 12.0 | | bito | |
| | | • Avg = 4 | 12.2 | 10.1 | _ | Dits | |
| | Signal-to-noise | | 11.4 | 13.1 | | DIIS | |
| SINAD | plus distortion | | 6.02 | 2 × ENOB + | 1.76 | dB | |
| THD | Total harmonic | 16-bit differential mode | | | | | 7 |
| | distortion | • Avg = 32 | — | -94 | — | dB | |
| | | 16-bit single-ended mode | | | | | |
| | | • Avg = 32 | — | -85 | — | dB | |
| 0500 | | | | | | | _ |
| SFDR | Spurious free dvnamic range | 16-bit differential mode | | | | 15 | 1 |
| | | • Avg = 32 | 82 | 95 | | aв | |
| | | 16-bit single-ended mode | 70 | | | | |
| | | • Avg = 32 | 78 | 90 | | uВ | |

Table continues on the next page ...



| Symbol | Description | Conditions ¹ . | Min. | Typ. ² | Max. | Unit | Notes |
|---------------------|------------------------|---|------|------------------------|------|-------|---|
| EIL | Input leakage error | | | $I_{In} \times R_{AS}$ | | mV | I _{In} = leakage current |
| | | | | | | | (refer to the MCU's voltage and current operating ratings) |
| | Temp sensor slope | Across the full temperature range of the device | 1.55 | 1.62 | 1.69 | mV/°C | |
| V _{TEMP25} | Temp sensor voltage | 25 °C | 706 | 716 | 726 | mV | |

Table 28. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

- 1. All accuracy numbers assume the ADC is calibrated with $V_{REFH} = V_{DDA}$
- Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC_CFG1[ADLPC] (low power). For lowest power operation, ADC_CFG1[ADLPC] must be set, the ADC_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4. 1 LSB = $(V_{REFH} V_{REFL})/2^{N}$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.

Typical ADC 16-bit Differential ENOB vs ADC Clock 100Hz, 90% FS Sine Input







| Symbol | Description Conditions | | Min. | Typ. ¹ | Max. | Unit | Notes |
|-------------------|------------------------|--------------------------------|--------|-------------------|------|------|-------|
| C _{rate} | ADC conversion | ≤ 13 bit modes | 18.484 | — | 450 | Ksps | 7 |
| | rate | No ADC hardware averaging | | | | | |
| | | Continuous conversions enabled | | | | | |
| | | Peripheral clock = 50 MHz | | | | | |
| | | 16 bit modes | 37.037 | _ | 250 | Ksps | 8 |
| | | No ADC hardware averaging | | | | | |
| | | Continuous conversions enabled | | | | | |
| | | Peripheral clock = 50 MHz | | | | | |

Table 29. 16-bit ADC with PGA operating conditions (continued)

- 1. Typical values assume V_{DDA} = 3.0 V, Temp = 25°C, f_{ADCK} = 6 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. ADC must be configured to use the internal voltage reference (VREF_OUT)
- 3. PGA reference is internally connected to the VREF_OUT pin. If the user wishes to drive VREF_OUT with a voltage other than the output of the VREF module, the VREF module must be disabled.
- 4. For single ended configurations the input impedance of the driven input is R_{PGAD}/2
- 5. The analog source resistance (R_{AS}), external to MCU, should be kept as minimum as possible. Increased R_{AS} causes drop in PGA gain without affecting other performances. This is not dependent on ADC clock frequency.
- The minimum sampling time is dependent on input signal frequency and ADC mode of operation. A minimum of 1.25µs time should be allowed for F_{in}=4 kHz at 16-bit differential mode. Recommended ADC setting is: ADLSMP=1, ADLSTS=2 at 8 MHz ADC clock.
- 7. ADC clock = 18 MHz, ADLSMP = 1, ADLST = 00, ADHSC = 1
- 8. ADC clock = 12 MHz, ADLSMP = 1, ADLST = 01, ADHSC = 1

6.6.1.4 16-bit ADC with PGA characteristics with Chop enabled (ADC_PGA[PGACHPb] =0) Table 30. 16-bit ADC with PGA characteristics

| Symbol | Description | Conditions | Min. Typ. ¹ Max. | | Unit | Notes | |
|----------------------|------------------|---|---|------|------|-------|---|
| I _{DDA_PGA} | Supply current | Low power (ADC_PGA[PGALPb]=0) |)) - 420 64 | | | | 2 |
| I _{DC_PGA} | Input DC current | | $\frac{2}{R_{\rm PGAD}} \left(\frac{(V_{\rm REFPGA} \times 0.583) - V_{\rm CM}}{({\rm Gain}+1)} \right)$ | | | A | 3 |
| | | Gain =1, V_{REFPGA} =1.2V, V_{CM} =0.5V | — 1.54 — | | μA | | |
| | | Gain =64, V_{REFPGA} =1.2V, V_{CM} =0.1V | _ | 0.57 | — | μA | |

Table continues on the next page ...



| Symbol | Description | Min. | Тур. | Max. | Unit |
|--------------------|---|-----------------------|------|------|------------------|
| V _H | Analog comparator hysteresis ¹ | | | | |
| | • CR0[HYSTCTR] = 00 | — | 5 | — | mV |
| | CR0[HYSTCTR] = 01 | — | 10 | — | mV |
| | • CR0[HYSTCTR] = 10 | _ | 20 | — | mV |
| | CR0[HYSTCTR] = 11 | — | 30 | — | mV |
| V _{CMPOh} | Output high | V _{DD} – 0.5 | _ | — | V |
| V _{CMPOI} | Output low | | _ | 0.5 | V |
| t _{DHS} | Propagation delay, high-speed mode (EN=1, PMODE=1) | 20 | 50 | 200 | ns |
| t _{DLS} | Propagation delay, low-speed mode (EN=1, PMODE=0) | 80 | 250 | 600 | ns |
| | Analog comparator initialization delay ² | _ | _ | 40 | μs |
| I _{DAC6b} | 6-bit DAC current adder (enabled) | | 7 | _ | μA |
| INL | 6-bit DAC integral non-linearity | -0.5 | _ | 0.5 | LSB ³ |
| DNL | 6-bit DAC differential non-linearity | -0.3 | _ | 0.3 | LSB |

Table 31. Comparator and 6-bit DAC electrical specifications (continued)

1. Typical hysteresis is measured with input voltage range limited to 0.6 to V_{DD} -0.6 V.

2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.

3. 1 LSB = $V_{reference}/64$



Peripheral operating requirements and behaviors



Figure 17. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=1)

6.6.3 12-bit DAC electrical characteristics

6.6.3.1 12-bit DAC operating requirements Table 32. 12-bit DAC operating requirements

| Symbol | Desciption | Min. | Max. | Unit | Notes |
|-------------------|-------------------------|---------------------------|-------------------------|------|-------|
| V _{DDA} | Supply voltage | 1.71 | 3.6 | V | |
| V _{DACR} | Reference voltage | 1.13 | 3.6 | V | 1 |
| T _A | Temperature | Operating t range of t | emperature he device | °C | |
| CL | Output load capacitance | — 100 | | pF | 2 |
| ١L | Output load current | | 1 | mA | |

1. The DAC reference can be selected to be V_{DDA} or the voltage output of the VREF module (VREF_OUT)

2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC

6.6.3.2 12-bit DAC operating behaviors Table 33. 12-bit DAC operating behaviors

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|----------------------------|---|---------------------------|----------|-------------------|--------|-------|
| I _{DDA_DACL} | Supply current — low-power mode | _ | _ | 330 | μΑ | |
| I _{DDA_DACH} P | Supply current — high-speed mode | _ | — | 1200 | μΑ | |
| t _{DACLP} | Full-scale settling time (0x080 to 0xF7F) — low-power mode | _ | 100 | 200 | μs | 1 |
| t _{DACHP} | Full-scale settling time (0x080 to 0xF7F) — high-power mode | _ | 15 | 30 | μs | 1 |
| t _{CCDACLP} | Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode | _ | 0.7 | 1 | μs | 1 |
| V _{dacoutl} | DAC output voltage range low — high-speed mode, no load, DAC set to 0x000 | — | — | 100 | mV | |
| V _{dacouth} | DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF | V _{DACR} -100 | — | V _{DACR} | mV | |
| INL | Integral non-linearity error — high speed mode | — | — | ±8 | LSB | 2 |
| DNL | Differential non-linearity error — V _{DACR} > 2 V | — | — | ±1 | LSB | 3 |
| DNL | Differential non-linearity error — V _{DACR} = VREF_OUT | _ | — | ±1 | LSB | 4 |
| V _{OFFSET} | Offset error | _ | ±0.4 | ±0.8 | %FSR | 5 |
| E _G | Gain error | _ | ±0.1 | ±0.6 | %FSR | 5 |
| PSRR | Power supply rejection ratio, $V_{DDA} > = 2.4 \text{ V}$ | 60 | — | 90 | dB | |
| T _{CO} | Temperature coefficient offset voltage | _ | 3.7 | _ | μV/C | 6 |
| T _{GE} | Temperature coefficient gain error | _ | 0.000421 | _ | %FSR/C | |
| Rop | Output resistance load = $3 \text{ k}\Omega$ | _ | — | 250 | Ω | |
| SR | Slew rate -80h \rightarrow F7Fh \rightarrow 80h | | | | V/µs | |
| | High power (SP_{HP}) | 1.2 | 1.7 | — | | |
| | Low power (SP _{LP}) | 0.05 | 0.12 | — | | |
| СТ | Channel to channel cross talk | _ | — | -80 | dB | |
| BW | 3dB bandwidth | | | | kHz | |
| | High power (SP_{HP}) | 550 | _ | — | | |
| | Low power (SP _{LP}) | 40 | _ | — | | |

1. Settling within ±1 LSB

- 2. The INL is measured for 0+100mV to V_{DACR} -100 mV
- 3. The DNL is measured for 0+100 mV to $V_{\text{DACR}}\text{--}100 \text{ mV}$
- 4. The DNL is measured for 0+100mV to $V_{DACR}\mbox{--}100$ mV with $V_{DDA}\mbox{-}2.4V$
- 5. Calculated by a best fit curve from $V_{SS}\text{+}100\mbox{ mV}$ to $V_{DACR}\text{-}100\mbox{ mV}$
- 6. VDDA = 3.0V, reference select set for VDDA (DACx_CO:DACRFS = 1), high power mode(DACx_CO:LPEN = 0), DAC set to 0x800, Temp range from -40C to 105C



6. C_b = total capacitance of the one bus line in pF.



Figure 26. Timing definition for fast and standard mode devices on the I²C bus

6.8.9 UART switching specifications

See General switching specifications.

6.8.10 SDHC specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

| Num | Symbol | Description | Min. | Max. | Unit |
|-----|------------------|---|---------------|-----------|------|
| | | Operating voltage | 1.71 | 3.6 | V |
| | | Card input clock | • | | |
| SD1 | fpp | Clock frequency (low speed) | 0 | 400 | kHz |
| | fpp | Clock frequency (SD\SDIO full speed\high speed) | 0 | 25\50 | MHz |
| | fpp | Clock frequency (MMC full speed\high speed) | 0 | 20\50 | MHz |
| | f _{OD} | Clock frequency (identification mode) | 0 | 400 | kHz |
| SD2 | t _{WL} | Clock low time | 7 | — | ns |
| SD3 | t _{WH} | Clock high time | 7 | — | ns |
| SD4 | t _{TLH} | Clock rise time | — | 3 | ns |
| SD5 | t _{THL} | Clock fall time | — | 3 | ns |
| | | SDHC output / card inputs SDHC_CMD, SDHC_DAT | (reference to | SDHC_CLK) | |
| SD6 | t _{OD} | SDHC output delay (output valid) | -5 | 8.3 | ns |
| | | SDHC input / card inputs SDHC_CMD, SDHC_DAT | (reference to | SDHC_CLK) | |
| SD7 | t _{ISU} | SDHC input setup time | 5 | _ | ns |
| SD8 | t _{IH} | SDHC input hold time | 0 | _ | ns |

Table 47. SDHC switching specifications



Table 48. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (limited voltage range) (continued)

| Num. | Characteristic | Min. | Max. | Unit |
|------|---|------|------|------|
| S6 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid | 0 | _ | ns |
| S7 | I2S_TX_BCLK to I2S_TXD valid | — | 15 | ns |
| S8 | I2S_TX_BCLK to I2S_TXD invalid | 0 | — | ns |
| S9 | I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK | 15 | _ | ns |
| S10 | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK | 0 | — | ns |



Figure 28. I2S/SAI timing — master modes

Table 49. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (limited voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
|------|---|------|------|-------------|
| | Operating voltage | 2.7 | 3.6 | V |
| S11 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input) | 80 | — | ns |
| S12 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input) | 45% | 55% | MCLK period |
| S13 | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 4.5 | _ | ns |
| S14 | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK | 2 | — | ns |
| S15 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid Multiple SAI Synchronous mode | _ | 21 | ns |
| | All other modes | — | 15 | |

Table continues on the next page...



- 1. The TSI module is functional with capacitance values outside this range. However, optimal performance is not guaranteed.
- 2. Fixed external capacitance of 20 pF.
- 3. REFCHRG = 2, EXTCHRG=0.
- 4. REFCHRG = 0, EXTCHRG = 10.
- 5. $V_{DD} = 3.0 V.$
- 6. The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.
- 7. The programmable current source value is generated by multiplying the SCANC[EXTCHRG] value and the base current.
- 8. Measured with a 5 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 8; lext = 16.
- 9. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 2; lext = 16.
- 10. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 16, NSCN = 3; lext = 16.
- 11. Sensitivity defines the minimum capacitance change when a single count from the TSI module changes. Sensitivity depends on the configuration used. The documented values are provided as examples calculated for a specific configuration of operating conditions using the following equation: (C_{ref} * I_{ext})/(I_{ref} * PS * NSCN)

The typical value is calculated with the following configuration:

I_{ext} = 6 μA (EXTCHRG = 2), PS = 128, NSCN = 2, I_{ref} = 16 μA (REFCHRG = 7), C_{ref} = 1.0 pF

The minimum value is calculated with the following configuration:

I_{ext} = 2 μA (EXTCHRG = 0), PS = 128, NSCN = 32, I_{ref} = 32 μA (REFCHRG = 15), C_{ref} = 0.5 pF

The highest possible sensitivity is the minimum value because it represents the smallest possible capacitance that can be measured by a single count.

- 12. Time to do one complete measurement of the electrode. Sensitivity resolution of 0.0133 pF, PS = 0, NSCN = 0, 1 electrode, EXTCHRG = 7.
- 13. REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected (1 kHz), and fixed external capacitance of 20 pF. Data is captured with an average of 7 periods window.

7 Dimensions

7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|--|-------------------------------|
| 144-pin LQFP | 98ASS23177W |
| 144-pin MAPBGA | 98ASA00222D |

8 Pinout

| 144 | 144 | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|------|------------|-------------------|-----------|-----------|-------------------|-----------|-------------------------------------|---------------------|---------------------------------|-----------|------|--------|
| LQFP | MAP Bga | | | | | | | | | | | |
| 126 | B5 | PTC19 | DISABLED | | PTC19 | | UART3_CTS_ b | ENET0_1588_ TMR3 | FB_CS3_b/ FB_BE7_0_b | FB_TA_b | | |
| 127 | A5 | PTD0/ LLWU_P12 | DISABLED | | PTD0/ LLWU_P12 | SPI0_PCS0 | UART2_RTS_ b | | FB_ALE/ FB_CS1_b/ FB_TS_b | | | |
| 128 | D4 | PTD1 | ADC0_SE5b | ADC0_SE5b | PTD1 | SPI0_SCK | UART2_CTS_ b | | FB_CS0_b | | | |
| 129 | C4 | PTD2/ LLWU_P13 | DISABLED | | PTD2/ LLWU_P13 | SPI0_SOUT | UART2_RX | | FB_AD4 | | | |
| 130 | B4 | PTD3 | DISABLED | | PTD3 | SPI0_SIN | UART2_TX | | FB_AD3 | | | |
| 131 | A4 | PTD4/ LLWU_P14 | DISABLED | | PTD4/ LLWU_P14 | SPI0_PCS1 | UARTO_RTS_ b | FTM0_CH4 | FB_AD2 | EWM_IN | | |
| 132 | A3 | PTD5 | ADC0_SE6b | ADC0_SE6b | PTD5 | SPI0_PCS2 | UART0_CTS_ b/ UART0_COL_ b | FTM0_CH5 | FB_AD1 | EWM_OUT_b | | |
| 133 | A2 | PTD6/ LLWU_P15 | ADC0_SE7b | ADC0_SE7b | PTD6/ LLWU_P15 | SPI0_PCS3 | UARTO_RX | FTM0_CH6 | FB_AD0 | FTM0_FLT0 | | |
| 134 | M10 | VSS | VSS | VSS | | | | | | | | |
| 135 | F8 | VDD | VDD | VDD | | | | | | | | |
| 136 | A1 | PTD7 | DISABLED | | PTD7 | CMT_IRO | UART0_TX | FTM0_CH7 | | FTM0_FLT1 | | |
| 137 | C9 | PTD8 | DISABLED | | PTD8 | I2C0_SCL | UART5_RX | | | FB_A16 | | |
| 138 | B9 | PTD9 | DISABLED | | PTD9 | I2C0_SDA | UART5_TX | | | FB_A17 | | |
| 139 | B3 | PTD10 | DISABLED | | PTD10 | | UART5_RTS_ b | | | FB_A18 | | |
| 140 | B2 | PTD11 | DISABLED | | PTD11 | SPI2_PCS0 | UART5_CTS_ b | SDHC0_ CLKIN | | FB_A19 | | |
| 141 | B1 | PTD12 | DISABLED | | PTD12 | SPI2_SCK | | SDHC0_D4 | | FB_A20 | | |
| 142 | C3 | PTD13 | DISABLED | | PTD13 | SPI2_SOUT | | SDHC0_D5 | | FB_A21 | | |
| 143 | C2 | PTD14 | DISABLED | | PTD14 | SPI2_SIN | | SDHC0_D6 | | FB_A22 | | |
| 144 | C1 | PTD15 | DISABLED | | PTD15 | SPI2_PCS1 | | SDHC0_D7 | | FB_A23 | | |

8.2 K60 pinouts

The figure below shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.

Pinout