

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	CPU32
Core Size	32-Bit Single-Core
Speed	25MHz
Connectivity	EBI/EMI, SCI, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	15
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68332acag25

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Freescale Semiconductor, Inc. TABLE OF CONTENTS

S	ection		Page
1		Introduction	1
	1.1	Features	5
	1.2	Block Diagram	
	1.3	Pin Assignments	
	1.4 1.5	Address Map Intermodule Bus	
2	1.5		
2	2.1	Signal Descriptions Pin Characteristics	
	2.1	MCU Power Connections	
	2.3	MCU Driver Types	
	2.4	Signal Characteristics	
	2.5	Signal Function	13
3		System Integration Module	15
	3.1	Overview	15
	3.2	System Configuration and Protection	
	3.3	System Clock	
	3.4 3.5	External Bus Interface Chip Selects	
	3.5 3.6	General-Purpose Input/Output	
	3.7	Resets	
	3.8	Interrupts	
	3.9	Factory Test Block	43
4		Central Processor Unit	44
	4.1	Overview	
	4.2	Programming Model	
	4.3	Status Register	
	4.4 4.5	Data Types Addressing Modes	
	4.6	Instruction Set Summary	
	4.7	Background Debugging Mode	
5		Time Processor Unit	52
-	5.1	MC68332 and MC68332A Time Functions	
	5.2	MC68332G Time Functions	
	5.3	Programmer's Model	
	5.4	Parameter RAM	
~	5.5	TPU Registers	
6		Queued Serial Module	64
	6.1	Overview	
	6.2 6.3	Address Map Pin Function	
	6.4	QSM Registers	
	6.5	QSPI Submodule	
	6.6	SCI Submodule	
7		Standby RAM with TPU Emulation RAM	84
	7.1	Overview	
	7.2	TPURAM Register Block	
	7.3	TPURAM Registers	
~	7.4	TPURAM Operation	
8		Summary of Changes	86



1.1 Features

- Central Processing Unit (CPU32)
 - 32-Bit Architecture
 - Virtual Memory Implementation
 - Table Lookup and Interpolate Instruction
 - Improved Exception Handling for Controller Applications
 - High-Level Language Support
 - Background Debugging Mode
 - Fully Static Operation
- System Integration Module (SIM)
 - External Bus Support
 - Programmable Chip-Select Outputs
 - System Protection Logic
 - Watchdog Timer, Clock Monitor, and Bus Monitor
 - Two 8-Bit Dual Function Input/Output Ports
 - One 7-Bit Dual Function Output Port
 - Phase-Locked Loop (PLL) Clock System
- Time Processor Unit (TPU)
 - Dedicated Microengine Operating Independently of CPU32
 - 16 Independent, Programmable Channels and Pins
 - Any Channel can Perform any Time Function
 - Two Timer Count Registers with Programmable Prescalers
 - Selectable Channel Priority Levels
- Queued Serial Module (QSM)
 - Enhanced Serial Communication Interface
 - Queued Serial Peripheral Interface
 - One 8-Bit Dual Function Port
- Static RAM Module with TPU Emulation Capability (TPURAM)
 - 2-Kbytes of Static RAM
 - May be Used as Normal RAM or TPU Microcode Emulation RAM



1.2 Block Diagram




Figure 1 MCU Block Diagram



1.4 Address Map

The following figure is a map of the MCU internal addresses. The RAM array is positioned by the base address registers in the associated RAM control block. Unimplemented blocks are mapped externally.




Figure 4 MCU Address Map

1.5 Intermodule Bus

The intermodule bus (IMB) is a standardized bus developed to facilitate both design and operation of modular microcontrollers. It contains circuitry to support exception processing, address space partitioning, multiple interrupt levels, and vectored interrupts. The standardized modules in the MCU communicate with one another and with external components through the IMB. The IMB in the MCU uses 24 address and 16 data lines.



2 Signal Descriptions

2.1 Pin Characteristics

The following table shows MCU pins and their characteristics. All inputs detect CMOS logic levels. All inputs can be put in a high-impedance state, but the method of doing this differs depending upon pin function. Refer to the table, MCU Driver Types, for a description of output drivers. An entry in the discrete I/O column of the MCU Pin Characteristics table indicates that a pin has an alternate I/O function. The port designation is given when it applies. Refer to the MCU Block Diagram for information about port organization.

Pin Mnemonic	Output Driver	Input Synchronized	Input Hysteresis	Discrete I/O	Port Designation
ADDR23/CS10/ECLK	A	Y	N	0	—
ADDR[22:19]/CS[9:6]	A	Y	N	0	PC[6:3]
ADDR[18:0]	A	Y	N	—	—
ĀS	В	Y	N	I/O	PE5
AVEC	В	Y	N	I/O	PE2
BERR	В	Y	N	_	
BG/CS1	В	_	—	_	
BGACK/CS2	В	Y	N	_	
BKPT/DSCLK		Y	Y	_	
BR/CS0	В	Y	N	—	
CLKOUT	A	_	—	_	
CSBOOT	В		_	—	
DATA[15:0] ¹	Aw	Y	N	—	
DS	В	Y	N	I/O	PE4
DSACK1	В	Y	N	I/O	PE1
DSACK0	В	Y	N	I/O	PE0
DSI/IFETCH	A	Y	Y	—	
DSO/IPIPE	A		—	_	_
EXTAL ²	—		Special	—	
FC[2:0]/CS[5:3]	A	Y	N	0	PC[2:0]
FREEZE/QUOT	A		_	—	
HALT	Bo	Y	N	—	
IRQ[7:1]	В	Y	Y	I/O	PF[7:1]
MISO	Bo	Y	Y	I/O	PQS0
MODCLK ¹	В	Y	N	I/O	PF0
MOSI	Bo	Y	Y	I/O	PQS1
PCS0/SS	Во	Y	Y	I/O	PQS3
PCS[3:1]	Во	Y	Y	I/O	PQS[6:4]
R/W	A	Y	N	_	
RESET	Во	Y	Y	-	—
RMC	В	Y	N	I/O	PE3
RXD	—	Ν	N	—	—
SCK	Bo	Y	Y	I/O	PQS2
SIZ[1:0]	В	Y	N	I/O	PE[7:6]

Table 2 MCU Pin Characteristic



Table 7 SIM Address Map

Access	Address	15 8	7				
S	\$YFFA00	SIM CONFIGUE	ATION (SIMCR)				
S	\$YFFA02	FACTORY T	EST (SIMTR)				
S	\$YFFA04	CLOCK SYNTHESIZE	R CONTROL (SYNCR)				
S	\$YFFA06	NOT USED	RESET STATUS REGISTER (RSR)				
S	\$YFFA08	MODULE TES	T E (SIMTRE)				
S	\$YFFA0A	NOT USED	NOT USED				
S	\$YFFA0C	NOT USED	NOT USED				
S	\$YFFA0E	NOT USED	NOT USED				
S/U	\$YFFA10	NOT USED	PORT E DATA (PORTE0)				
S/U	\$YFFA12	NOT USED	PORT E DATA (PORTE1)				
S/U	\$YFFA14	NOT USED	PORT E DATA DIRECTION (DDRE				
S	\$YFFA16	NOT USED	PORT E PIN ASSIGNMENT (PEPAF				
S/U	\$YFFA18	NOT USED	PORT F DATA (PORTF0)				
S/U	\$YFFA1A	NOT USED	PORT F DATA (PORTF1)				
S/U	\$YFFA1C	NOT USED	PORT F DATA DIRECTION (DDRF				
S	\$YFFA1E	NOT USED	PORT F PIN ASSIGNMENT (PFPAF				
S	\$YFFA20	NOT USED	SYSTEM PROTECTION CONTROL (SYPCR)				
S	\$YFFA22	PERIODIC INTERRU	PT CONTROL (PICR)				
S	\$YFFA24	PERIODIC INTERR	UPT TIMING (PITR)				
S	\$YFFA26	NOT USED	SOFTWARE SERVICE (SWSR)				
S	\$YFFA28	NOT USED	NOT USED				
S	\$YFFA2A	NOT USED	NOT USED				
S	\$YFFA2C	NOT USED	NOT USED				
S	\$YFFA2E	NOT USED	NOT USED				
S	\$YFFA30	TEST MODULE MASTE	R SHIFT A (TSTMSRA)				
S	\$YFFA32	TEST MODULE MASTE	ER SHIFT B (TSTMSRB)				
S	\$YFFA34	TEST MODULE SHI	FT COUNT (TSTSC)				
S	\$YFFA36	TEST MODULE REPETI	TION COUNTER (TSTRC)				
S	\$YFFA38	TEST MODULE C	CONTROL (CREG)				
S/U	\$YFFA3A		UTED REGISTER (DREG)				
	\$YFFA3C	NOT USED	NOT USED				
	\$YFFA3E	NOT USED	NOT USED				
S/U	\$YFFA40	NOT USED	PORT C DATA (PORTC)				
	\$YFFA42	NOT USED	NOT USED				
S	\$YFFA44	CHIP-SELECT PIN AS	SIGNMENT (CSPAR0)				
S	\$YFFA46		SIGNMENT (CSPAR1)				
S	\$YFFA48		E BOOT (CSBARBT)				
S	\$YFFA4A		ON BOOT (CSORBT)				
S	\$YFFA4C		ASE 0 (CSBAR0)				
S	\$YFFA4E		PTION 0 (CSOR0)				
S	\$YFFA50		ASE 1 (CSBAR1)				
S	\$YFFA52						
S	\$YFFA54		CHIP-SELECT OPTION 1 (CSOR1) CHIP-SELECT BASE 2 (CSBAR2)				






Figure 6 System Configuration and Protection Block

3.2.1 System Configuration

The SIM controls MCU configuration during normal operation and during internal testing.

	SIMCR —SIM Configuration Register \$Y									\$YF	FA00					
	15	14	13	12	11	10	9	8	7	6	5	4	3			0
ſ	EXOFF	FRZSW	FRZBM	0	SLVEN	0	SH	EN	SUPV	MM	0	0		IAI	RB	
	RESET:															
	0	0	0	0	DATA11	0	0	0	1	1	0	0	1	1	1	1

The SIM configuration register controls system configuration. It can be read or written at any time, except for the module mapping (MM) bit, which can be written only once.



(CSPAR	1 —Ch	nip Sele	ect Pin	Assig	nment	Registe	er 1							\$YF	FA46
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	0	0	0	0	0	0	CSPA	1[4]	CSPA	1[3]	CSPA	1[2]	CSPA	.1[1]	CSPA	1[0]
	RESET:										•				•	
	0	0	0	0	0	0	DATA7	1	DATA [7:6]	1	DATA [7:5]	1	DATA [7:4]	1	DATA [7:3]	1

CSPAR1 contains five 2-bit fields that determine the functions of corresponding chip-select pins. CSPAR1[15:10] are not used. These bits always read zero; writes have no effect.

CSPAR0 Field	Chip Select Signal	Alternate Signal	Discrete Output
CSPA1[4]	CS10	ADDR23	ECLK
CSPA1[3]	CS9	ADDR22	PC6
CSPA1[2]	CS8	ADDR21	PC5
CSPA1[1]	CS7	ADDR20	PC4
CSPA1[0]	CS6	ADDR19	PC3

Table 14 CSPAR1 Pin Assignments

At reset, either the alternate function (01) or chip-select function (11) can be encoded. DATA pins are driven to logic level one by a weak interval pull-up during reset. Encoding is for chip-select function unless a data line is held low during reset. Note that bus loading can overcome the weak pull-up and hold pins low during reset. The following table shows the hierarchical selection method that determines the reset functions of pins controlled by CSPAR1.

	Data B	us Pins at	Reset		Chip-Select/Address Bus Pin Function					
DATA7	DATA6	DATA5	DATA4	DATA3	CS10/ ADDR23	CS9/ ADDR22	CS8/ ADDR21	CS7/ ADDR20	CS6/ ADDR19	
1	1	1	1	1	CS10	CS9	CS8	CS7	CS6	
1	1	1	1	0	CS10	CS9	CS8	CS7	ADDR19	
1	1	1	0	Х	CS10	CS9	CS8	ADDR20	ADDR19	
1	1	0	Х	Х	CS10	CS9	ADDR21	ADDR20	ADDR19	
1	0	Х	Х	Х	CS10	ADDR22	ADDR21	ADDR20	ADDR19	
0	Х	Х	Х	Х	ADDR23	ADDR22	ADDR21	ADDR20	ADDR19	

Table 15 Reset Pin Function of CS[10:6]

A pin programmed as a discrete output drives an external signal to the value specified in the port C pin data register (PORTC), with the following exceptions:

- 1. No discrete output function is available on pins BR, BG, or BGACK.
- 2. ADDR23 provides E-clock output rather than a discrete output signal.

When a pin is programmed for discrete output or alternate function, internal chip-select logic still functions and can be used to generate DSACK or AVEC internally on an address match.

Port size is determined when a pin is assigned as a chip select. When a pin is assigned to an 8-bit port, the chip select is asserted at all addresses within the block range. If a pin is assigned to a 16-bit port, the upper/lower byte field of the option register selects the byte with which the chip select is associated.



DATA0	CSBOOT 16-Bit	CSBOOT 8-Bit
DATA1	CS0 CS1 CS2	BR BG BGACK
DATA2	CS3 CS4 CS5	FC0 FC1 FC2
DATA3 DATA4 DATA5 DATA6 DATA7	CS6 CS[7:6] CS[8:6] CS[9:6] CS[10:6]	ADDR19 ADDR[20:19] ADDR[21:19] ADDR[22:19] ADDR[23:19]
DATA8	DSACKO, DSACK1, AVEC, DS, AS, SIZ[1:0]	PORTE
DATA9	IRQ[7:1] MODCLK	PORTF
DATA11	Test Mode Disabled	Test Mode Enabled
MODCLK	VCO = System Clock	EXTAL = System Clock
BKPT	Background Mode Disabled	Background Mode Enabled

Table 18 Reset Mode Selection

3.7.2 Functions of Pins for Other Modules During Reset

Generally, pins associated with modules other than the SIM default to port functions, and input/output ports are set to input state. This is accomplished by disabling pin functions in the appropriate control registers, and by clearing the appropriate port data direction registers. Refer to individual module sections in this manual for more information. The following table is a summary of module pin function out of reset.


Module	Pin Mnemonic	Function
CPU32	DSI/IFETCH	DSI/IFETCH
	DSO/IPIPE	DSO/IPIPE
	BKPT/DSCLK	BKPT/DSCLK
GPT	PGP7/IC4/OC5	Discrete Input
	PGP[6:3]/OC[4:1]	Discrete Input
	PGP[2:0]/IC[3:1]	Discrete Input
	PAI	Discrete Input
	PCLK	Discrete Input
	PWMA, PWMB	Discrete Output
QSM	PQS7/TXD	Discrete Input
	PQS[6:4]/PCS[3:1]	Discrete Input
	PQS3/PCS0/SS	Discrete Input
	PQS2/SCK	Discrete Input
	PQS1/MOSI	Discrete Input
	PQS0/MISO	Discrete Input
	RXD	RXD

Table 19 Module Pin Functions



5 Time Processor Unit

The time processor unit (TPU) provides optimum performance in controlling time-related activity. The TPU contains a dedicated execution unit, a tri-level prioritized scheduler, data storage RAM, dual-time bases, and microcode ROM. The TPU controls 16 independent, orthogonal channels, each with an associated I/O pin, and is capable of performing any microcoded time function. Each channel contains dedicated hardware that allows input or output events to occur simultaneously on all channels.



TPU BLOCK

Figure 12 TPU Block Diagram

5.1 MC68332 and MC68332A Time Functions

The following paragraphs describe factory-programmed time functions implemented in standard and enhanced standard TPU microcode ROM. A complete description of the functions is beyond the scope of this summary. Refer to *Using the TPU Function Library and TPU Emulation Mode* (TPUPN00/D) as well as other TPU programming notes for more information about specific functions.

5.1.1 Discrete Input/Output (DIO)

When a pin is used as a discrete input, a parameter indicates the current input level and the previous 15 levels of a pin. Bit 15, the most significant bit of the parameter, indicates the most recent state. Bit 14 indicates the next most recent state, and so on. The programmer can choose one of the three following conditions to update the parameter: 1) when a transition occurs, 2) when the CPU makes a request, or 3) when a rate specified in another parameter is matched. When a pin is used as a discrete output, it is set high or low only upon request by the CPU.

For More Information On This Product, Go to: www.freescale.com



lation parameter. From 1 to 255 period measurements can be made and summed with the previous measurement(s) before the TPU interrupts the CPU, allowing instantaneous or average frequency measurement, and the latest complete accumulation (over the programmed number of periods).

The pulse width (high-time portion) of an input signal can be measured (up to 24 bits) and added to a previous measurement over a programmable number of periods (1 to 255). This provides an instantaneous or average pulse-width measurement capability, allowing the latest complete accumulation (over the specified number of periods) to always be available in a parameter. By using the output compare function in conjunction with PPWA, an output signal can be generated that is proportional to a specified input signal. The ratio of the input and output frequency is programmable. One or more output signals with different frequencies, yet proportional and synchronized to a single input signal, can be generated on separate channels.

5.1.11 Quadrature Decode (QDEC)

The quadrature decode function uses two channels to decode a pair of out-of-phase signals in order to present the CPU with directional information and a position value. It is particularly suitable for use with slotted encoders employed in motor control. The function derives full resolution from the encoder signals and provides a 16-bit position counter with rollover/under indication via an interrupt.

The counter in parameter RAM is updated when a valid transition is detected on either one of the two inputs. The counter is incremented or decremented depending on the lead/lag relationship of the two signals at the time of servicing the transition. The user can read or write the counter at any time. The counter is free running, overflowing to \$0000 or underflowing to \$FFFF depending on direction. The QDEC function also provides a time stamp referenced to TCR1 for every valid signal edge and the ability for the host CPU to obtain the latest TCR1 value. This feature allows position interpolation by the host CPU between counts at very slow count rates.

5.2 MC68332G Time Functions

The following paragraphs describe factory-programmed time functions implemented in the motion-control microcode ROM. A complete description of the functions is beyond the scope of this summary. Refer to *Using the TPU Function Library and TPU Emulation Mode* (TPUPN00/D) for more information about specific functions.

5.2.1 Table Stepper Motor (TSM)

The TSM function provides for acceleration and deceleration control of a stepper motor with a programmable number of step rates up to 58. TSM uses a table in PRAM, rather than an algorithm, to define the stepper motor acceleration profile, allowing the user to fully define the profile. In addition, a slew rate parameter allows fine control of the terminal running speed of the motor independent of the acceleration table. The CPU need only write a desired position, and the TPU accelerates, slews, and decelerates the motor to the required position. Full and half step support is provided for two-phase motors. In addition, a slew rate parameter allows fine control of the terminal running speed of the motor independent of the acceleration table.


5.2.2 New Input Capture/Transition Counter (NITC)

Any channel of the TPU can capture the value of a specified TCR or any specified location in parameter RAM upon the occurrence of each transition or specified number of transitions, and then generate an interrupt request to notify the bus master. The times of the most recent two transitions are maintained in parameter RAM. A channel can perform input captures continually, or a channel can detect a single transition or specified number of transitions, the channel activity until reinitialization. After each transition or specified number of transitions, the channel can generate a link to other channels.



TCR1P — Timer Count Register 1 Prescaler Control

TCR1 is clocked from the output of a prescaler. The prescaler's input is the internal TPU system clock divided by either 4 or 32, depending on the value of the PSCK bit. The prescaler divides this input by 1, 2, 4, or 8. Channels using TCR1 have the capability to resolve down to the TPU system clock divided by 4.




PRESCALER CTL BLOCK 1

		PSC	K = 0	PSCK = 1		
TCR1 Prescaler	Divide By	Number of Clocks	Rate at 16 MHz	Number of Clocks	Rate at 16 MHz	
00	1	32	2 ms	4	250 ns	
01	2	64	4 ms	8	500 ns	
10	4	128	8 ms	16	1 ms	
11	8	256	16 ms	32	2 ms	

TCR2P — Timer Count Register 2 Prescaler Control

TCR2 is clocked from the output of a prescaler. If T2CG = 0, the input to the TCR2 prescaler is the external TCR2 clock source. If T2CG = 1, the input is the TPU system clock divided by eight. The TCR2P field specifies the value of the prescaler: 1, 2, 4, or 8. Channels using TCR2 have the capability to resolve down to the TPU system clock divided by 8. The following table is a summary of prescaler output.



TCR2 Prescaler	Divide By	Internal Clock Divided By	External Clock Divided By
00	1	8	1
01	2	16	2
10	4	32	4
11	8	64	8



IER –	– Chanr	nel Inte	errupt E	Enable	Regist	ter								\$YF	FE0A
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH 15	CH 14	CH 13	CH 12	CH 11	CH 10	CH 9	CH 8	CH 7	CH 6	CH 5	CH 4	CH 3	CH 2	CH 1	CH 0
RESET:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
H[15:	0] — Ch 0 = Ch 1 = Ch	annel	interru	pts dis	abled	sable									
ISR –	– Chanr	nel Inte	errupt S	Status	Registe	er								\$Y	FFE2
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH 15	CH 14	CH 13	CH 12	CH 11	CH 10	CH 9	CH 8	CH 7	CH 6	CH 5	CH 4	CH 3	CH 2	CH 1	CH 0
RESET:				1			1	I				1	I	1	1
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		anner	menu	pi asse	erted										
) — Cha		unctio			ster 0	0	7			4			\$YF	FE0
FSR0 15) — Cha	nnel F			ct Regi		8	7	CHAN		4	3	CHAN		F EO
15) — Cha	nnel F	unctio	n Sele			8	7	CHAN	NEL13	4	3	CHAN		
) — Cha	nnel F	unctio	n Sele 11	Ct Regi		80	7	CHAN		4	3	CHAN		0
15 RESET: 0) — Cha CHANNI 0	nnel F EL15 0	function 12 0	n Sele 11 0	Ct Regi	NEL14 0				NEL13 0				NEL12 0	0
15 RESET: 0) — Cha	nnel F EL15 0	unctio 12 0 unctio	n Sele 11 0 n Sele	Ct Regi	NEL14 0								NEL12 0	0
15 RESET: 0 FSR1) — Cha CHANNI 0	nnel F EL15 0 nnel F	function 12 0	n Sele 11 0	Ct Regi	NEL14 0 ister 1	0	0		0	0	0		NEL12 0 \$YI	0 0 FFE0
15 RESET: 0 FSR1) — Cha CHANNI 0 — Cha CHANNI	nnel F EL15 0 nnel F	unctio 12 0 unctio	n Sele 11 0 n Sele	CHANI CHANI 0 Ct Regi	NEL14 0 ister 1	0	0	0	0	0	0	0	NEL12 0 \$YI	0 0 F FE0
15 RESET: 0 F SR1 15) — Cha CHANNI 0 — Cha CHANNI	nnel F EL15 0 nnel F	unctio 12 0 unctio	n Sele 11 0 n Sele	CHANI CHANI 0 Ct Regi	NEL14 0 ister 1	0	0	0	0	0	0	0	NEL12 0 \$YI	0 0 FFE0
15 RESET: 0 F SR1 15 RESET:) — Cha CHANN 0 — Cha CHANN	nnel F EL15 0 nnel F EL11 0	unctio 12 0 unctio 12 0	n Seler 11 0 n Seler 11 0	CHANN CHANN 0 Ct Regi CHANN	NEL14 0 Sister 1 NEL10 0	0 8	0 7	0 CHAN	0 INEL9	0	0 3	0 CHAN	NEL12 0 \$YI INEL8 0	0 0 FFE0 0
15 RESET: 0 F SR1 15 RESET: 0) — Cha CHANN 0 — Cha CHANN	nnel F EL15 0 nnel F EL11 0	unctio 12 0 unctio 12 0	n Seler 11 0 n Seler 11 0	ct Regi CHANI 0 ct Regi CHANI 0	NEL14 0 Sister 1 NEL10 0	0 8	0 7	0 CHAN	0 INEL9	0	0 3	0 CHAN	NEL12 0 \$YI INEL8 0	0 0 FFE0 0 0
15 RESET: 0 FSR1 15 RESET: 0 FSR2) — Cha CHANN 0 — Cha CHANN	nnel F EL15 0 nnel F EL11 0 nnel F	iunctio	n Seler 11 0 n Seler 11 0 n Seler	ct Regi CHANI 0 ct Regi CHANI 0	NEL14 0 ister 1 NEL10 0 ister 2	0 8 0	0 7 0 0	0 CHAN 0	0 INEL9	0 4 0	0 3 0	0 CHAN 0	NEL12 0 \$YI INEL8 0	0 0 FFE0 0 0 FFE1
15 RESET: 0 FSR1 15 RESET: 0 FSR2) — Cha CHANNI 0 — Cha CHANNI 0 2 — Cha CHANNI	nnel F EL15 0 nnel F EL11 0 nnel F	iunctio	n Seler 11 0 n Seler 11 0 n Seler	ct Regi CHANI 0 ct Regi 0 ct Regi	NEL14 0 ister 1 NEL10 0 ister 2	0 8 0	0 7 0 0	0 CHAN 0	0 INEL9 0	0 4 0	0 3 0	0 CHAN 0	NEL12 0 \$YI INEL8 0 \$Y	0 0 FFE0 0 0 FFE1
15 RESET: 0 FSR1 15 RESET: 0 FSR2 15) — Cha CHANNI 0 — Cha CHANNI 0 2 — Cha CHANNI	nnel F EL15 0 nnel F EL11 0 nnel F	iunctio	n Seler 11 0 n Seler 11 0 n Seler	ct Regi CHANI 0 ct Regi 0 ct Regi	NEL14 0 ister 1 NEL10 0 ister 2	0 8 0	0 7 0 0	0 CHAN 0	0 INEL9 0	0 4 0	0 3 0	0 CHAN 0	NEL12 0 \$YI INEL8 0 \$Y	0 0 FFE0 0 0 FFE1
15 RESET: 0 FSR1 15 RESET: 0 FSR2 15 RESET: 0) — Cha CHANNI 0 CHANNI 0 2 — Cha CHANN	nnel F EL15 0 nnel F EL11 0 nnel F EL7 0	function 12 0 function 12 0 function 12 0 0 0 0 0 0	n Seler 11 0 n Seler 11 0 n Seler 11 0	Ct Regi CHANI 0 Ct Regi CHANI 0 Ct Regi CHAN	NEL14 0 ster 1 NEL10 0 ster 2 INEL6 0	0 8 0 8	0 7 0 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	0 CHAN 0 CHAN	0 INEL9 0 INEL5	0 4 0 4	0 3 0 3 0 3	0 CHAN 0 CHAN	NEL12 0 \$YI INEL8 0 \$YI INEL4 0	0 FFE0 0 FFE1 0 0
15 RESET: 0 FSR1 15 RESET: 0 FSR2 15 RESET: 0	CHANNI 0 CHANNI 0 CHANNI 0 CHANNI 0 CHANNI 0	nnel F EL15 0 nnel F EL11 0 nnel F EL7 0	function 12 0 function 12 0 function 12 0 0 0 0 0 0	n Seler 11 0 n Seler 11 0 n Seler 11 0	Ct Regi CHANI 0 Ct Regi CHANI 0 Ct Regi CHAN	NEL14 0 ster 1 NEL10 0 ster 2 INEL6 0	0 8 0 8	0 7 0 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	0 CHAN 0 CHAN	0 INEL9 0 INEL5	0 4 0 4	0 3 0 3 0 3	0 CHAN 0 CHAN	NEL12 0 \$YI INEL8 0 \$YI INEL4 0	0 FFE0 0 FFE1 0
15 RESET: 0 FSR1 15 RESET: 0 FSR2 15 RESET: 0 FSR3	CHANNI 0 CHANNI 0 CHANNI 0 CHANNI 0 CHANNI 0	nnel F EL15 0 nnel F EL11 0 EL17 0 nnel F	function 12 0 function 12 0 function 12 0 function	n Seler 11 0 n Seler 11 0 n Seler 11 0 n Seler 11	Ct Regi CHANI 0 Ct Regi CHANI 0 Ct Regi CHAN	NEL14 0 ster 1 NEL10 0 ster 2 NEL6 0 ster 3	0 8 0 8 0 0 0 0	0 7 0 7 0 7 0 0 0	0 CHAN 0 CHAN	0 INEL9 0 INEL5 0	0 4 0 4 0 0 4 0	0 3 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 CHAN 0 CHAN	NEL12 0 \$YI INEL8 0 \$YI INEL4 0	0 FFE0 0 FFE1 0 0 FFE1
15 RESET: 0 FSR1 15 RESET: 0 FSR2 15 RESET: 0 FSR3) — Cha CHANNI 0 CHANNI 0 2 — Cha CHANN 0 3 — Cha	nnel F EL15 0 nnel F EL11 0 EL17 0 nnel F	function 12 0 function 12 0 function 12 0 function	n Seler 11 0 n Seler 11 0 n Seler 11 0 n Seler 11	ct Regi CHANI 0 ct Regi CHANI 0 ct Regi 0 ct Regi	NEL14 0 ster 1 NEL10 0 ster 2 NEL6 0 ster 3	0 8 0 8 0 0 0 0	0 7 0 7 0 7 0 0 0	0 CHAN 0 CHAN 0	0 INEL9 0 INEL5 0	0 4 0 4 0 0 4 0	0 3 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 CHAN 0 CHAN	NEL12 0 \$YI INEL8 0 \$YI INEL4 0 \$YI	0 FFE0 0 FFE1 0 0 FFE1

CHANNEL[15:0] — Encoded Time Function for each Channel

Encoded 4-bit fields in the channel function select registers specify one of 16 time functions to be executed on the corresponding channel.



HSQR0	— Ho	st Sequ	Jence	Regist	er 0									\$YF	FFE14
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
СН	15	CH	14	CH	13	CH	12	C⊢	111	CH	10	CH	19	CH	18
RESET:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
HSQR1	— Ho	st Sequ	uence	Regist	er 1									\$YI	FFE16
HSQR1 15	— Ho 14	st Sequ 13	uence 12	Registe	er 1 10	9	8	7	6	5	4	3	2	\$YI 1	F FE16 0
	14	13		11		-	8 H 4	-	6 H 3	-	4 12	3 Ci		1	
15	14	13	12	11	10	-	-	-	-	-		-		1	0

CH[15:0] — Encoded Host Sequence

The host sequence field selects the mode of operation for the time function selected on a given channel. The meaning of the host sequence bits depends on the time function specified.

HOKKU	— H08	st Serv	ice Re	quest	Registe	eru		
15	14	13	12	11	10	9	8	7

CH 15 CH 14 CH 12 CH 11 CH 10 CH 9 CH 8 CH 13 RESET: **\$YFFE1A** HSRR1 — Host Service Request Register 1 CH 7 CH 6 CH 5 CH 4 CH 3 CH 2 CH 1 CH 0 RESET:

CH[15:0] — Encoded Type of Host Service

. . .

• •

The host service request field selects the type of host service request for the time function selected on a given channel. The meaning of the host service request bits depends on the time function specified. A host service request field cleared to %00 signals the host that service is completed by the microengine on that channel. The host can request service on a channel by writing the corresponding host service request field to one of three nonzero states. The CPU should monitor the host service request register until the TPU clears the service request to %00 before the CPU changes any parameters or issues a new service request to the channel.

С	PR0 —	- Char	nnel Pri	ority R	legiste	r 0									\$YF	FE1C
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CH 18	5	СН	14	CH	113	СН	12	CH	11	CH	10	CH	19	CH	18
	RESET:		-													
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	CPR1 — Channel Priority Register 1 \$YFFE1E															
С	PR1 —	Char	nnel Pri	ority R	egiste	r 1									\$YF	FE1E
С	PR1 — 15	Char	nnel Pri 13	ority R 12	egiste	r 1 10	9	8	7	6	5	4	3	2	\$YF 1	FE1E 0
C		14		12	-	10	9 Cł			6 H 3	-	4	-	2 H 1	1	
	15	14	13	12	11	10					-		-		1	0
	15 CH 7	14	13	12	11	10					-		-		1	0


CH[15:0] — Encoded One of Three Channel Priority Levels

\$YFFE18



6 Queued Serial Module

The QSM contains two serial interfaces, the queued serial peripheral interface (QSPI) and the serial communication interface (SCI).





6.1 Overview

The QSPI provides easy peripheral expansion or interprocessor communication through a full-duplex, synchronous, three-line bus: data in, data out, and a serial clock. Four programmable peripheral chipselect pins provide addressability for up to 16 peripheral devices. A self-contained RAM queue allows up to 16 serial transfers of 8 to 16 bits each, or transmission of a 256-bit data stream without CPU intervention. A special wraparound mode supports continuous sampling of a serial peripheral, with automatic QSPI RAM updating, which makes the interface to A/D converters more efficient.

The SCI provides a standard nonreturn to zero (NRZ) mark/space format. It operates in either full- or half-duplex mode. There are separate transmitter and receiver enable bits and dual data buffers. A modulus-type baud rate generator provides rates from 64 to 524 kbaud with a 16.78-MHz system clock, or 110 to 655 kbaud with a 20.97-MHz system clock. Word length of either 8 or 9 bits is software selectable. Optional parity generation and detection provide either even or odd parity check capability. Advanced error detection circuitry catches glitches of up to 1/16 of a bit time in duration. Wakeup functions allow the CPU to run uninterrupted until meaningful data is available.

An address map of the QSM is shown below.



6.2 Address Map

The "Access" column in the QSM address map below indicates which registers are accessible only at the supervisor privilege level and which can be assigned to either the supervisor or user privilege level, according to the value of the SUPV bit in the QSMCR.

Access	Address	15 8	7 0
S	\$YFFC00	QSM MODULE CONF	IGURATION (QSMCR)
S	\$YFFC02	QSM TES	T (QTEST)
S	\$YFFC04	QSM INTERRUPT LEVEL (QILR)	QSM INTERRUPT VECTOR (QIVR)
S/U	\$YFFC06	NOT	USED
S/U	\$YFFC08		DL 0 (SCCR0)
S/U	\$YFFC0A	SCI CONTRO	DL 1 (SCCR1)
S/U	\$YFFC0C	SCI STATI	JS (SCSR)
S/U	\$YFFC0E	SCI DAT.	A (SCDR)
S/U	\$YFFC10	NOT	USED
S/U	\$YFFC12	NOT	USED
S/U	\$YFFC14	NOT USED	PQS DATA (PORTQS)
S/U	\$YFFC16	PQS PIN ASSIGNMENT (PQSPAR)	PQS DATA DIRECTION (DDRQS)
S/U	\$YFFC18	SPI CONTRO	DL 0 (SPCR0)
S/U	\$YFFC1A	SPI CONTRO	DL 1 (SPCR1)
S/U	\$YFFC1C	SPI CONTRO	DL 2 (SPCR2)
S/U	\$YFFC1E	SPI CONTROL 3 (SPCR3)	SPI STATUS (SPSR)
S/U	\$YFFC20- \$YFFCFF	NOT	USED
S/U	\$YFFD00- \$YFFD1F	RECEIVE R	AM (RR[0:F])
S/U	\$YFFD20- \$YFFD3F	TRANSMIT F	RAM (TR[0:F])
S/U	\$YFFD40- \$YFFD4F	COMMAND F	RAM (CR[0:F])

Table 24 QSM Address Map

Y = M111, where M is the logic state of the MM bit in the SIMCR.



The system software must stop each submodule before asserting STOP to avoid complications at restart and to avoid data corruption. The SCI submodule receiver and transmitter should be disabled, and the operation should be verified for completion before asserting STOP. The QSPI submodule should be stopped by asserting the HALT bit in SPCR3 and by asserting STOP after the HALTA flag is set.

FRZ1 — Freeze 1

0 = Ignore the FREEZE signal on the IMB

1 = Halt the QSPI (on a transfer boundary)

FRZ1 determines what action is taken by the QSPI when the FREEZE signal of the IMB is asserted. FREEZE is asserted whenever the CPU enters the background mode.

FRZ0 — Freeze 0 Reserved

Bits [12:8] - Not Implemented

SUPV — Supervisor/Unrestricted

- 0 = User access
- 1 = Supervisor access

SUPV defines the assignable QSM registers as either supervisor-only data space or unrestricted data space.

IARB — Interrupt Arbitration Identification Number

The IARB field is used to arbitrate between simultaneous interrupt requests of the same priority. Each module that can generate interrupt requests must be assigned a unique, non-zero IARB field value. Refer to 3.8 Interrupts for more information.

QTEST — QSM Test Register

QTEST is used during factory testing of the QSM. Accesses to QTEST must be made while the MCU is in test mode.

QILR — QSM Interrupt Levels Register

15	14	13		11	10		8	7		0
0	0		ILQSPI			ILSCI			QIVR	
RESET:					•			•		
0	0	0	0	0	0	0	0			

QILR determines the priority level of interrupts requested by the QSM and the vector used when an interrupt is acknowledged.

ILQSPI — Interrupt Level for QSPI

ILQSPI determines the priority of QSPI interrupts. This field must be given a value between \$0 (interrupts disabled) to \$7 (highest priority).

ILSCI — Interrupt Level of SCI

ILSCI determines the priority of SCI interrupts. This field must be given a value between \$0 (interrupts disabled) to \$7 (highest priority).

If ILQSPI and ILSCI are the same nonzero value, and both submodules simultaneously request interrupt service, QSPI has priority.

\$YFFC02

\$YFFC04



SCK baud rate:

SCK Baud Rate = System Clock/(2SPBR)

or

SPBR = System Clock/(2SCK)(Baud Rate Desired)

where SPBR equals {2, 3, 4,..., 255}

Giving SPBR a value of zero or one disables the baud rate generator. SCK is disabled and assumes its inactive state value. No serial transfers occur. At reset, baud rate is initialized to one eighth of the system clock frequency.

	QU	11001		gister	•									ΨΠ		
15	14						8	7							0	
SPE				DSCKL							D	TL				
RESET:																
0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	

SPCR1 contains parameters for configuring the QSPI before it is enabled. The CPU can read and write this register, but the QSM has read access only, except for SPE, which is automatically cleared by the QSPI after completing all serial transfers, or when a mode fault occurs.

SPE — QSPI Enable

0 = QSPI is disabled. QSPI pins can be used for general-purpose I/O.

1 = QSPI is enabled. Pins allocated by PQSPAR are controlled by the QSPI.

DSCKL — Delay before SCK

When the DSCK bit in command RAM is set, this field determines the length of delay from PCS valid to SCK transition. PCS can be any of the four peripheral chip-select pins. The following equation determines the actual delay before SCK:

PCS to SCK Delay = [DSCKL/System Clock]

where DSCKL equals {1, 2, 3,..., 127}.

When the DSCK value of a queue entry equals zero, then DSCKL is not used. Instead, the PCS valid-to-SCK transition is one-half SCK period.

DTL — Length of Delay after Transfer

When the DT bit in command RAM is set, this field determines the length of delay after serial transfer. The following equation is used to calculate the delay:

Delay after Transfer = [(32DTL)/System Clock]

where DTL equals {1, 2, 3,..., 255}.

A zero value for DTL causes a delay-after-transfer value of 8192/System Clock.

If DT equals zero, a standard delay is inserted.

Standard Delay after Transfer = [17/System Clock]

Delay after transfer can be used to provide a peripheral deselect interval. A delay can also be inserted between consecutive transfers to allow serial A/D converters to complete conversion.

\$YFFC1A



SPCR2 — QSPI Control Register 2 \$YFFC10														FC1C		
15	14	13	12	11			8	7	6	5	4	3			0	
SPIFIE	WREN	WRTO	0		END	DQP		0	0	0	0		NEV	VQP		
RESET:	•								•			•				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

SPCR2 contains QSPI configuration parameters. The CPU can read and write this register; the QSM has read access only. Writes to SPCR2 are buffered. A write to SPCR2 that changes a bit value while the QSPI is operating is ineffective on the current serial transfer, but becomes effective on the next serial transfer. Reads of SPCR2 return the current value of the register, not of the buffer.

SPIFIE — SPI Finished Interrupt Enable

- 0 = QSPI interrupts disabled
- 1 = QSPI interrupts enabled

SPIFIE enables the QSPI to generate a CPU interrupt upon assertion of the status flag SPIF.

WREN — Wrap Enable

- 0 = Wraparound mode disabled
- 1 = Wraparound mode enabled

WREN enables or disables wraparound mode.

WRTO — Wrap To

When wraparound mode is enabled, after the end of queue has been reached, WRTO determines which address the QSPI executes.

Bit 12 - Not Implemented

ENDQP — Ending Queue Pointer This field contains the last QSPI queue address.

Bits [7:4] — Not Implemented

NEWQP — New Queue Pointer Value

This field contains the first QSPI queue address.

\$YFFC1E

15	14	13	12	11	10	9	8	7		0
0	0	0	0	0	LOOPQ	HMIE	HALT		SPSR	
RESET:										

0 0 0 0 0 0 0

SPCR3 contains QSPI configuration parameters. The CPU can read and write SPCR3, but the QSM has read-only access.

Bits [15:11] — Not Implemented

LOOPQ — QSPI Loop Mode

0 = Feedback path disabled

1 = Feedback path enabled

LOOPQ controls feedback on the data serializer for testing.

HMIE — HALTA and MODF Interrupt Enable

0 = HALTA and MODF interrupts disabled

1 = HALTA and MODF interrupts enabled

HMIE controls CPU interrupts caused by the HALTA status flag or the MODF status flag in SPSR.



Command RAM is used by the QSPI when in master mode. The CPU writes one byte of control information to this segment for each QSPI command to be executed. The QSPI cannot modify information in command RAM.

Command RAM consists of 16 bytes. Each byte is divided into two fields. The peripheral chip-select field enables peripherals for transfer. The command control field provides transfer options.

A maximum of 16 commands can be in the queue. Queue execution by the QSPI proceeds from the address in NEWQP through the address in ENDQP. (Both of these fields are in SPCR2.)

CONT — Continue

- 0 = Control of chip selects returned to PORTQS after transfer is complete.
- 1 = Peripheral chip selects remain asserted after transfer is complete.
- BITSE Bits per Transfer Enable
 - 0 = 8 bits
 - 1 = Number of bits set in BITS field of SPCR0
- DT Delay after Transfer

The QSPI provides a variable delay at the end of serial transfer to facilitate the interface with peripherals that have a latency requirement. The delay between transfers is determined by the SPCR1 DTL field.

DSCK - PCS to SCK Delay

- 0 = PCS valid to SCK transition is one-half SCK.
- 1 = SPCR1 DSCKL field specifies delay from PCS valid to SCK.

PCS[3:0] — Peripheral Chip Select

Use peripheral chip-select bits to select an external device for serial data transfer. More than one peripheral chip select can be activated at a time, and more than one peripheral chip can be connected to each PCS pin, provided that proper fanout is observed.

SS — Slave Mode Select

Initiates slave mode serial transfer. If \overline{SS} is taken low when the QSPI is in master mode, a mode fault will be generated.

6.5.4 Operating Modes

The QSPI operates in either master or slave mode. Master mode is used when the MCU originates data transfers. Slave mode is used when an external device initiates serial transfers to the MCU through the QSPI. Switching between the modes is controlled by MSTR in SPCR0. Before entering either mode, appropriate QSM and QSPI registers must be properly initialized.

In master mode, the QSPI executes a queue of commands defined by control bits in each command RAM queue entry. Chip-select pins are activated, data is transmitted from transmit RAM and received into receive RAM.

In slave mode, operation proceeds in response to SS pin activation by an external bus master. Operation is similar to master mode, but no peripheral chip selects are generated, and the number of bits transferred is controlled in a different manner. When the QSPI is selected, it automatically executes the next queue transfer to exchange data with the external device correctly.

Although the QSPI inherently supports multimaster operation, no special arbitration mechanism is provided. A mode fault flag (MODF) indicates a request for SPI master arbitration. System software must provide arbitration. Note that unlike previous SPI systems, MSTR is not cleared by a mode fault being set, nor are the QSPI pin output drivers disabled. The QSPI and associated output drivers must be disabled by clearing SPE in SPCR1.