

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Obsolete  |
|----------------------------|---|
| Core Processor             | CPU32   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 20MHz   |
| Connectivity               | EBI/EMI, SCI, SPI, UART/USART   |
| Peripherals                | POR, PWM, WDT   |
| Number of I/O              | 15  |
| Program Memory Size        | -   |
| Program Memory Type        | ROMIess   |
| EEPROM Size                | -   |
| RAM Size                   | 2K x 8  |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 132-BQFP Bumpered   |
| Supplier Device Package    | 132-PQFP (24.13x24.13)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68332acfc20 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Freescale Semiconductor, Inc.** TABLE OF CONTENTS

| S | ection     |                                     | Page      |
|---|------------|-------------------------------------|-----------|
| 1 |            | Introduction                        | 1         |
|   | 1.1        | Features                            | 5         |
|   | 1.2        | Block Diagram                       | 6         |
|   | 1.3        | Pin Assignments                     | 7         |
|   | 1.4        | Address Map                         | 9         |
| າ | 1.5        |                                     |           |
| 2 | 2.1        | Signal Descriptions                 | 10        |
|   | 2.1        | MCU Power Connections               | 10        |
|   | 2.3        | MCU Driver Types                    |           |
|   | 2.4        | Signal Characteristics              | 12        |
|   | 2.5        | Signal Function                     | 13        |
| 3 |            | System Integration Module           | 15        |
|   | 3.1        | Overview                            | 15        |
|   | 3.2        | System Configuration and Protection | 17        |
|   | 3.3        | System Clock                        | 23        |
|   | 3.4        | External Bus Interface              |           |
|   | 3.5        | General-Purpose Input/Output        | 29<br>.36 |
|   | 3.7        | Resets                              |           |
|   | 3.8        | Interrupts                          | 41        |
|   | 3.9        | Factory Test Block                  | 43        |
| 4 |            | Central Processor Unit              | 44        |
|   | 4.1        | Overview                            | 44        |
|   | 4.2        | Programming Model                   |           |
|   | 4.3        | Status Register                     |           |
|   | 4.4<br>4.5 | Addressing Modes                    |           |
|   | 4.6        | Instruction Set Summary             |           |
|   | 4.7        | Background Debugging Mode           | 51        |
| 5 |            | Time Processor Unit                 | 52        |
| - | 5.1        | MC68332 and MC68332A Time Functions |           |
|   | 5.2        | MC68332G Time Functions             | 55        |
|   | 5.3        | Programmer's Model                  | 57        |
|   | 5.4        | Parameter RAM                       |           |
| ~ | 5.5        |                                     |           |
| 6 |            |                                     | 64        |
|   | 6.1        |                                     |           |
|   | 0.Z<br>6 3 | Pin Function                        | co        |
|   | 6.4        | QSM Registers                       |           |
|   | 6.5        | QSPI Submodule                      | 71        |
|   | 6.6        | SCI Submodule                       | 79        |
| 7 |            | Standby RAM with TPU Emulation RAM  | 84        |
|   | 7.1        | Overview                            | 84        |
|   | 7.2        | TPURAM Register Block               |           |
|   | 7.3<br>7.4 | IPUKAM Registers                    |           |
| ~ | 1.4        |                                     |           |
| 8 |            | Summary of Changes                  | 86        |



# 1.1 Features

- Central Processing Unit (CPU32)
  - 32-Bit Architecture
  - Virtual Memory Implementation
  - Table Lookup and Interpolate Instruction
  - Improved Exception Handling for Controller Applications
  - High-Level Language Support
  - Background Debugging Mode
  - Fully Static Operation
- System Integration Module (SIM)
  - External Bus Support
  - Programmable Chip-Select Outputs
  - System Protection Logic
  - Watchdog Timer, Clock Monitor, and Bus Monitor
  - Two 8-Bit Dual Function Input/Output Ports
  - One 7-Bit Dual Function Output Port
  - Phase-Locked Loop (PLL) Clock System
- Time Processor Unit (TPU)
  - Dedicated Microengine Operating Independently of CPU32
  - 16 Independent, Programmable Channels and Pins
  - Any Channel can Perform any Time Function
  - Two Timer Count Registers with Programmable Prescalers
  - Selectable Channel Priority Levels
- Queued Serial Module (QSM)
  - Enhanced Serial Communication Interface
  - Queued Serial Peripheral Interface
  - One 8-Bit Dual Function Port
- Static RAM Module with TPU Emulation Capability (TPURAM)
  - 2-Kbytes of Static RAM
  - May be Used as Normal RAM or TPU Microcode Emulation RAM



# 2.4 Signal Characteristics

### Table 5 MCU Signal Characteristics

| Signal Name     | MCU Module | Signal Type  | Active State  |
|-----------------|------------|--------------|---------------|
| ADDR[23:0]      | SIM        | Bus          |               |
| ĀS              | SIM        | Output       | 0             |
| AVEC            | SIM        | Input        | 0             |
| BERR            | SIM        | Input        | 0             |
| BG              | SIM        | Output       | 0             |
| BGACK           | SIM        | Input        | 0             |
| BKPT            | CPU32      | Input        | 0             |
| BR              | SIM        | Input        | 0             |
| CLKOUT          | SIM        | Output       |               |
| <u>CS[10:0]</u> | SIM        | Output       | 0             |
| CSBOOT          | SIM        | Output       | 0             |
| DATA[15:0]      | SIM        | Bus          | _             |
| DS              | SIM        | Output       | 0             |
| DSACK[1:0]      | SIM        | Input        | 0             |
| DSCLK           | CPU32      | Input        | Serial Clock  |
| DSI             | CPU32      | Input        | (Serial Data) |
| DSO             | CPU32      | Output       | (Serial Data) |
| EXTAL           | SIM        | Input        |               |
| FC[2:0]         | SIM        | Output       |               |
| FREEZE          | SIM        | Output       | 1             |
| HALT            | SIM        | Input/Output | 0             |
| IFETCH          | CPU32      | Output       |               |
| IPIPE           | CPU32      | Output       |               |
| IRQ[7:1]        | SIM        | Input        | 0             |
| MISO            | QSM        | Input/Output | _             |
| MODCLK          | SIM        | Input        | _             |
| MOSI            | QSM        | Input/Output | _             |
| PC[6:0]         | SIM        | Output       | (Port)        |
| PCS[3:0]        | QSM        | Input/Output | —             |
| PE[7:0]         | SIM        | Input/Output | (Port)        |
| PF[7:0]         | SIM        | Input/Output | (Port)        |
| PQS[7:0]        | QSM        | Input/Output | (Port)        |
| QUOT            | SIM        | Output       | —             |
| RESET           | SIM        | Input/Output | 0             |
| RMC             | SIM        | Output       | 0             |
| R/W             | SIM        | Output       | 1/0           |
| RXD             | QSM        | Input        |               |
| SCK             | QSM        | Input/Output |               |
| SIZ[1:0]        | SIM        | Output       |               |
| SS              | QSM        | Input        | 0             |
| T2CLK           | TPU        | Input        | _             |
| TPUCH[15:0]     | TPU        | Input/Output | 1             |



| Signal Name | MCU Module | Signal Type | Active State |
|-------------|------------|-------------|--------------|
| TSC         | SIM        | Input       | —            |
| TXD         | QSM        | Output      |              |
| XFC         | SIM        | Input       |              |
| XTAL        | SIM        | Output      |              |

# Table 5 MCU Signal Characteristics (Continued)

# 2.5 Signal Function

### **Table 6 MCU Signal Function**

| Signal Name                          | Mnemonic           | Function   |
|--------------------------------------|--------------------|--|
| Address Bus                          | ADDR[23:0]         | 24-bit address bus   |
| Address Strobe                       | AS                 | Indicates that a valid address is on the address bus   |
| Autovector                           | AVEC               | Requests an automatic vector during interrupt acknowledge  |
| Bus Error                            | BERR               | Indicates that a bus error has occurred  |
| Bus Grant                            | BG                 | Indicates that the MCU has relinquished the bus  |
| Bus Grant Acknowledge                | BGACK              | Indicates that an external device has assumed bus mastership   |
| Breakpoint                           | BKPT               | Signals a hardware breakpoint to the CPU   |
| Bus Request                          | BR                 | Indicates that an external device requires bus mastership  |
| System Clockout                      | CLKOUT             | System clock output  |
| Chip Selects                         | CS[10:0]           | Select external devices at programmed addresses  |
| Boot Chip Select                     | CSBOOT             | Chip select for external boot start-up ROM   |
| Data Bus                             | DATA[15:0]         | 16-bit data bus  |
| Data Strobe                          | DS                 | During a read cycle, indicates when it is possible for an external device to place data on the data bus. During a write cycle, indicates that valid data is on the data bus. |
| Data and Size Acknowledge            | DSACK[1:0]         | Provide asynchronous data transfers and dynamic bus sizing   |
| Development Serial In, Out,<br>Clock | DSI, DSO,<br>DSCLK | Serial I/O and clock for background debugging mode   |
| Crystal Oscillator                   | EXTAL, XTAL        | Connections for clock synthesizer circuit reference;<br>a crystal or an external oscillator can be used  |
| Function Codes                       | FC[2:0]            | Identify processor state and current address space   |
| Freeze                               | FREEZE             | Indicates that the CPU has entered background mode   |
| Halt                                 | HALT               | Suspend external bus activity  |
| Instruction Pipeline                 | IFETCH<br>IPIPE    | Indicate instruction pipeline activity   |
| Interrupt Request Level              | IRQ[7:1]           | Provides an interrupt priority level to the CPU  |
| Master In Slave Out                  | MISO               | Serial input to QSPI in master mode;<br>serial output from QSPI in slave mode  |
| Clock Mode Select                    | MODCLK             | Selects the source and type of system clock  |
| Master Out Slave In                  | MOSI               | Serial output from QSPI in master mode;<br>serial input to QSPI in slave mode  |
| Port C                               | PC[6:0]            | SIM digital output port signals  |
| Peripheral Chip Select               | PCS[3:0]           | QSPI peripheral chip selects   |
| Port E                               | PE[7:0]            | SIM digital I/O port signals   |
| Port F                               | PF[7:0]            | SIM digital I/O port signals   |
| Port QS                              | PQS[7:0]           | QSM digital I/O port signals   |



### 3.2.7 Periodic Interrupt Timer

The periodic interrupt timer (PIT) generates interrupts of specified priorities at specified intervals. Timing for the PIT is provided by a programmable prescaler driven by the system clock.

| PICR — | ICR — Periodic Interrupt Control Register |    |    |    |    |       |   |   |   |   |   |    | \$YF | FFA22 |   |
|--------|---|----|----|----|----|-------|---|---|---|---|---|----|------|-------|---|
| 15     | 14  | 13 | 12 | 11 | 10 |       | 8 | 7 |   |   |   |    |      |       | 0 |
| 0      | 0   | 0  | 0  | 0  |    | PIRQL |   |   |   |   | Р | IV |      |       |   |
| RESET: |   |    |    |    |    |       |   |   |   |   |   |    |      |       |   |
| 0      | 0   | 0  | 0  | 0  | 0  | 0     | 0 | 0 | 0 | 0 | 0 | 1  | 1    | 1     | 1 |

This register contains information concerning periodic interrupt priority and vectoring. Bits [10:0] can be read or written at any time. Bits [15:11] are unimplemented and always return zero.

### PIRQL[2:0] — Periodic Interrupt Request Level

The following table shows what interrupt request level is asserted when a periodic interrupt is generated. If a PIT interrupt and an external IRQ signal of the same priority occur simultaneously, the PIT interrupt is serviced first. The periodic timer continues to run when the interrupt is disabled.

| PIRQL | Interrupt Request Level     |
|-------|-----------------------------|
| 000   | Periodic Interrupt Disabled |
| 001   | Interrupt Request Level 1   |
| 010   | Interrupt Request Level 2   |
| 011   | Interrupt Request Level 3   |
| 100   | Interrupt Request Level 4   |
| 101   | Interrupt Request Level 5   |
| 110   | Interrupt Request Level 6   |
| 111   | Interrupt Request Level 7   |

### PIV[7:0] — Periodic Interrupt Vector

The bits of this field contain the vector generated in response to an interrupt from the periodic timer. When the SIM responds, the periodic interrupt vector is placed on the bus.

#### PITR — Periodic Interrupt Timer Register

| 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8       | 7 |   |   |    |    |   |   | 0 |
|--------|----|----|----|----|----|---|---------|---|---|---|----|----|---|---|---|
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | PTP     |   |   |   | Pľ | ΤM |   |   |   |
| RESET: |    |    |    |    | •  |   |         |   |   |   |    |    |   |   |   |
| 0      | 0  | 0  | 0  | 0  | 0  | 0 | MODOLIZ | 0 | 0 | 0 | 0  | 0  | 0 | 0 | 0 |

The PITR contains the count value for the periodic timer. A zero value turns off the periodic timer. This register can be read or written at any time.

### PTP — Periodic Timer Prescaler Control

0 = Periodic timer clock not prescaled

1 = Periodic timer clock prescaled by a value of 512

The reset state of PTP is the complement of the state of the MODCLK signal during reset.

#### PITM[7:0] — Periodic Interrupt Timing Modulus Field

This is an 8-bit timing modulus. The period of the timer can be calculated as follows:

PIT Period = [(PITM)(Prescaler)(4)]/EXTAL

where

PIT Period = Periodic interrupt timer period PITM = Periodic interrupt timer register modulus (PITR[7:0]) EXTAL Frequency = Crystal frequency Prescale = 512 or 1 depending on the state of the PTP bit in the PITR **\$YFFA24** 



When an external system clock signal is applied (i.e., the PLL is not used), duty cycle of the input is critical, especially at near maximum operating frequencies. The relationship between clock signal duty cycle and clock signal period is expressed:

Minimum external clock period =

minimum external clock high/low time 50% — percentage variation of external clock input duty cycle

### 3.3.2 Clock Synthesizer Operation

A voltage controlled oscillator (VCO) generates the system clock signal. A portion of the clock signal is fed back to a divider/counter. The divider controls the frequency of one input to a phase comparator. The other phase comparator input is a reference signal, either from the internal oscillator or from an external source. The comparator generates a control signal proportional to the difference in phase between its two inputs. The signal is low-pass filtered and used to correct VCO output frequency.

The synthesizer locks when VCO frequency is identical to reference frequency. Lock time is affected by the filter time constant and by the amount of difference between the two comparator inputs. Whenever comparator input changes, the synthesizer must re-lock. Lock status is shown by the SLOCK bit in SYN-CR.

The MCU does not come out of reset state until the synthesizer locks. Crystal type, characteristic frequency, and layout of external oscillator circuitry affect lock time.

The low-pass filter requires an external low-leakage capacitor, typically 0.1  $\mu$ F, connected between the XFC and V<sub>DDSYN</sub> pins.

 $V_{DDSYN}$  is used to power the clock circuits. A separate power source increases MCU noise immunity and can be used to run the clock when the MCU is powered down. Use a quiet power supply as the  $V_{DDSYN}$  source, since PLL stability depends on the VCO, which uses this supply. Place adequate external bypass capacitors as close as possible to the  $V_{DDSYN}$  pin to ensure stable operating frequency.

When the clock synthesizer is used, control register SYNCR determines operating frequency and various modes of operation. SYNCR can be read only when the processor is operating at the supervisor privilege level.

The SYNCR X bit controls a divide by two prescaler that is not in the synthesizer feedback loop. Setting X doubles clock speed without changing VCO speed. There is no VCO relock delay. The SYNCR W bit controls a 3-bit prescaler in the feedback divider. Setting W increases VCO speed by a factor of four. The SYNCR Y field determines the count modulus for a modulo 64 down counter, causing it to divide by a value of Y + 1. When either W or Y value changes, there is a VCO relock delay.

Clock frequency is determined by SYNCR bit settings as follows:

$$F_{\text{SYSTEM}} = F_{\text{REFERENCE}} \left[ 4(Y + 1)(2^{2W + X}) \right]$$

In order for the device to perform correctly, the clock frequency selected by the W, X, and Y bits must be within the limits specified for the MCU.

The VCO frequency is twice the system clock frequency if X = 1 or four times the system clock frequency if X = 0.

The reset state of SYNCR (\$3F00) produces a modulus-64 count.



### 3.3.3 Clock Control

The clock control circuits determine system clock frequency and clock operation under special circumstances, such as following loss of synthesizer reference or during low-power operation. Clock source is determined by the logic state of the MODCLK pin during reset.

| SYNCR  | -Clo | ck Syn | thesize | er Cont | trol Re | gister |   |      |   |   |       |       |       | \$YF  | FA04  |
|--------|------|--------|---------|---------|---------|--------|---|------|---|---|-------|-------|-------|-------|-------|
| 15     | 14   | 13     |         |         |         |        | 8 | 7    | 6 | 5 | 4     | 3     | 2     | 1     | 0     |
| W      | Х    |        |         | `       | Y       |        |   | EDIV | 0 | 0 | SLIMP | SLOCK | RSTEN | STSIM | STEXT |
| RESET: |      |        |         |         |         |        |   |      |   |   |       |       |       |       |       |
| 0      | 0    | 1      | 1       | 1       | 1       | 1      | 1 | 0    | 0 | 0 | U     | U     | 0     | 0     | 0     |

When the on-chip clock synthesizer is used, system clock frequency is controlled by the bits in the upper byte of SYNCR. Bits in the lower byte show status of or control operation of internal and external clocks. The SYNCR can be read or written only when the CPU is operating at the supervisor privilege level.

### W — Frequency Control (VCO)

This bit controls a prescaler tap in the synthesizer feedback loop. Setting the bit increases the VCO speed by a factor of four. VCO relock delay is required.

### X — Frequency Control Bit (Prescale)

This bit controls a divide by two prescaler that is not in the synthesizer feedback loop. Setting the bit doubles clock speed without changing the VCO speed. There is no VCO relock delay.

### Y[5:0] — Frequency Control (Counter)

The Y field controls the modulus down counter in the synthesizer feedback loop, causing it to divide by a value of Y + 1. Values range from 0 to 63. VCO relock delay is required.

### EDIV — E Clock Divide Rate

0 = ECLK frequency is system clock divided by 8.

1 = ECLK frequency is system clock divided by 16.

ECLK is an external M6800 bus clock available on pin ADDR23. Refer to **3.5 Chip Selects** for more information.

# SLIMP — Limp Mode Flag

0 = External crystal is VCO reference.

1 = Loss of crystal reference.

When the on-chip synthesizer is used, loss of reference frequency causes SLIMP to be set. The VCO continues to run using the base control voltage. Maximum limp frequency is maximum specified system clock frequency. X-bit state affects limp frequency.

### SLOCK — Synthesizer Lock Flag

0 = VCO is enabled, but has not locked.

1 = VCO has locked on the desired frequency (or system clock is external).

The MCU maintains reset state until the synthesizer locks, but SLOCK does not indicate synthesizer lock status until after the user writes to SYNCR.

### RSTEN — Reset Enable

- 0 = Loss of crystal causes the MCU to operate in limp mode.
- 1 = Loss of crystal causes system reset.

### STSIM — Stop Mode SIM Clock

- 0 = When LPSTOP is executed, the SIM clock is driven from the crystal oscillator and the VCO is turned off to conserve power.
- 1 = When LPSTOP is executed, the SIM clock is driven from the VCO.

# STEXT — Stop Mode External Clock

- 0 = When LPSTOP is executed, the CLKOUT signal is held negated to conserve power.
- 1 = When LPSTOP is executed, the CLKOUT signal is driven from the SIM clock, as determined by the state of the STSIM bit.



### 3.4.8 Data Transfer Mechanism

The MCU architecture supports byte, word, and long-word operands, allowing access to 8- and 16-bit data ports through the use of asynchronous cycles controlled by the data transfer and size acknowledge inputs (DSACK1 and DSACK0).

#### 3.4.9 Dynamic Bus Sizing

The MCU dynamically interprets the port size of the addressed device during each bus cycle, allowing operand transfers to or from 8- and 16-bit ports. During an operand transfer cycle, the slave device signals its port size and indicates completion of the bus cycle to the MCU through the use of the DSACK0 and DSACK1 inputs, as shown in the following table.

| DSACK1 | DSACK0 | Result   |  |  |  |  |  |
|--------|--------|--|--|--|--|--|--|
| 1      | 1      | Insert Wait States in Current Bus Cycle        |  |  |  |  |  |
| 1      | 0      | Complete Cycle — Data Bus Port Size is 8 Bits  |  |  |  |  |  |
| 0      | 1      | Complete Cycle — Data Bus Port Size is 16 Bits |  |  |  |  |  |
| 0      | 0      | Reserved                                       |  |  |  |  |  |

### Table 10 Effect of DSACK Signals

For example, if the MCU is executing an instruction that reads a long-word operand from a 16-bit port, the MCU latches the 16 bits of valid data and then runs another bus cycle to obtain the other 16 bits. The operation for an 8-bit port is similar, but requires four read cycles. The addressed device uses the  $\overline{DSACK0}$  and  $\overline{DSACK1}$  signals to indicate the port width. For instance, a 16-bit device always returns  $\overline{DSACK0} = 1$  and  $\overline{DSACK1} = 0$  for a 16-bit port, regardless of whether the bus cycle is a byte or word operation.

Dynamic bus sizing requires that the portion of the data bus used for a transfer to or from a particular port size be fixed. A 16-bit port must reside on data bus bits [15:0] and an 8-bit port must reside on data bus bits [15:8]. This minimizes the number of bus cycles needed to transfer data and ensures that the MCU transfers valid data.

The MCU always attempts to transfer the maximum amount of data on all bus cycles. For a word operation, it is assumed that the port is 16 bits wide when the bus cycle begins. Operand bytes are designated as shown in the following figure. OP0 is the most significant byte of a long-word operand, and OP3 is the least significant byte. The two bytes of a word-length operand are OP0 (most significant) and OP1. The single byte of a byte-length operand is OP0.

| Operand    | Byte Order |    |    |               |     |            |     |    |
|------------|------------|----|----|---------------|-----|------------|-----|----|
|            | 31         | 24 | 23 | 16            | 15  | 8          | 7   | 0  |
| Long Word  | 0          | P0 | O  | P1            | OP2 |            | OP3 |    |
| Three Byte |            |    | O  | <b>&gt;</b> 0 | OF  | P1         | O   | P2 |
| Word       |            |    |    |               | OF  | <b>°</b> 0 | O   | P1 |
| Byte       |            |    |    |               |     |            | O   | P0 |

### Figure 8 Operand Byte Order

### 3.4.10 Operand Alignment

The data multiplexer establishes the necessary connections for different combinations of address and data sizes. The multiplexer takes the two bytes of the 16-bit bus and routes them to their required positions. Positioning of bytes is determined by the size and address outputs. SIZ1 and SIZ0 indicate the remaining number of bytes to be transferred during the current bus cycle. The number of bytes transferred is equal to or less than the size indicated by SIZ1 and SIZ0, depending on port width.



### 3.5.1 Chip-Select Registers

Pin assignment registers CSPAR0 and CSPAR1 determine functions of chip-select pins. These registers also determine port size (8- or 16-bit) for dynamic bus allocation.

A pin data register (PORTC) latches discrete output data.

Blocks of addresses are assigned to each chip-select function. Block sizes of 2 Kbytes to 1 Mbyte can be selected by writing values to the appropriate base address register (CSBAR). Address blocks for separate chip-select functions can overlap.

Chip-select option registers (CSORBT and CSOR[10:0]) determine timing of and conditions for assertion of chip-select signals. Eight parameters, including operating mode, access size, synchronization, and wait state insertion can be specified.

Initialization code often resides in a peripheral memory device controlled by the chip-select circuits. A set of special chip-select functions and registers (CSORBT, CSBARBT) is provided to support bootstrap operation.

### 3.5.2 Pin Assignment Registers

The pin assignment registers (CSPAR0 and CSPAR1) contain pairs of bits that determine the function of chip-select pins. The pin assignment encodings used in these registers are shown below.

| Bit Field | Description               |
|-----------|---------------------------|
| 00        | Discrete Output           |
| 01        | Alternate Function        |
| 10        | Chip Select (8-Bit Port)  |
| 11        | Chip Select (16-Bit Port) |

### **Table 12 Pin Assignment Encodings**

### **CSPAR0**—Chip Select Pin Assignment Register 0

#### \$YFFA44

| 15     | 14 | 13  | 12    | 11  | 10    | 9   | 8     | 7   | 6     | 5   | 4     | 3   | 2     | 1   | 0   |
|--------|----|-----|-------|-----|-------|-----|-------|-----|-------|-----|-------|-----|-------|-----|-----|
| 0      | 0  | CSP | A0[6] | CSP | A0[5] | CSP | A0[4] | CSP | A0[3] | CSP | A0[2] | CSP | A0[1] | CSB | OOT |
| RESET: |    |     |       |     |       |     |       |     |       |     |       |     |       |     |     |

0 0 DATA2 1 DATA2 1 DATA2 1 DATA1 1 DATA1 1 DATA1 1 1 DATA0

CSPAR0 contains seven 2-bit fields that determine the functions of corresponding chip-select pins. CSPAR0[15:14] are not used. These bits always read zero; writes have no effect. CSPAR0 bit 1 always reads one; writes to CSPAR0 bit 1 have no effect.

#### Table 13 CSPAR0 Pin Assignments

| CSPAR0 Field | Chip Select Signal | Alternate Signal | Discrete Output |
|--------------|--------------------|------------------|-----------------|
| CSPA0[6]     | CS5                | FC2              | PC2             |
| CSPA0[5]     | CS4                | FC1              | PC1             |
| CSPA0[4]     | CS3                | FC0              | PC0             |
| CSPA0[3]     | CS2                | BGACK            | —               |
| CSPA0[2]     | CS1                | BG               | —               |
| CSPA0[1]     | <del>CS0</del>     | BR               | —               |
| CSBOOT       | CSBOOT             | _                | —               |



mask lower-priority interrupts during exception processing, and it is decoded by modules that have requested interrupt service to determine whether the current interrupt acknowledge cycle pertains to them.

Modules that have requested interrupt service decode the IP value placed on the address bus at the beginning of the interrupt acknowledge cycle, and if their requests are at the specified IP level, respond to the cycle. Arbitration between simultaneous requests of the same priority is performed by means of serial contention between module interrupt arbitration (IARB) field bit values.

Each module that can make an interrupt service request, including the SIM, has an IARB field in its configuration register. An IARB field can be assigned a value from %0001 (lowest priority) to %1111 (highest priority). A value of %0000 in an IARB field causes the CPU to process a spurious interrupt exception when an interrupt from that module is recognized.

Because the EBI manages external interrupt requests, the SIM IARB value is used for arbitration between internal and external interrupt requests. The reset value of IARB for the SIM is %1111, and the reset IARB value for all other modules is %0000. Initialization software must assign different IARB values in order to implement an arbitration scheme.

Each module must have a unique IARB value. When two or more IARB fields have the same nonzero value, the CPU interprets multiple vector numbers simultaneously, with unpredictable consequences.

Arbitration must always take place, even when a single source requests service. This point is important for two reasons: the CPU interrupt acknowledge cycle is not driven on the external bus unless the SIM wins contention, and failure to contend causes an interrupt acknowledge bus cycle to be terminated by a bus error, which causes a spurious interrupt exception to be taken.

When arbitration is complete, the dominant module must place an interrupt vector number on the data bus and terminate the bus cycle. In the case of an external interrupt request, because the interrupt acknowledge cycle is transferred to the external bus, an external device must decode the mask value and respond with a vector number, then generate bus cycle termination signals. If the device does not respond in time, a spurious interrupt exception is taken.

The periodic interrupt timer (PIT) in the SIM can generate internal interrupt requests of specific priority at predetermined intervals. By hardware convention, PIT interrupts are serviced before external interrupt service requests of the same priority. Refer to 3.2.7 Periodic Interrupt Timer for more information.

# 3.8.2 Interrupt Processing Summary

A summary of the interrupt processing sequence follows. When the sequence begins, a valid interrupt service request has been detected and is pending.

- A. The CPU finishes higher priority exception processing or reaches an instruction boundary.
- B. Processor state is stacked. The contents of the status register and program counter are saved.
- C. The interrupt acknowledge cycle begins:
  - 1. FC[2:0] are driven to %111 (CPU space) encoding.
  - 2. The address bus is driven as follows. ADDR[23:20] = %1111; ADDR[19:16] = %1111, which indicates that the cycle is an interrupt acknowledge CPU space cycle; ADDR[15:4] = %111111111111; ADDR[3:1] = the level of the interrupt request being acknowledged; and ADDR0 = %1.
  - 3. Request priority level is latched into the IP field in the status register from the address bus.
- D. Modules or external peripherals that have requested interrupt service decode the request level in ADDR[3:1]. If the request level of at least one interrupting module or device is the same as the value in ADDR[3:1], interrupt arbitration contention takes place. When there is no contention, the spurious interrupt monitor asserts BERR, and a spurious interrupt exception is processed.
- E. After arbitration, the interrupt acknowledge cycle can be completed in one of three ways:





**Freescale Semiconductor, Inc.** 



### 4.7 Background Debugging Mode

The background debugger on the CPU32 is implemented in CPU microcode. The background debugging commands are summarized below.

| Command               | Mnemonic    | Description  |
|-----------------------|-------------|--|
| Read D/A Register     | RDREG/RAREG | Read the selected address or data register and return the results through the serial interface.  |
| Write D/A Register    | WDREG/WAREG | The data operand is written to the specified address or data register.   |
| Read System Register  | RSREG       | The specified system control register is read. All registers that can be read in supervisor mode can be read in background mode.   |
| Write System Register | WSREG       | The operand data is written into the specified system control register.  |
| Read Memory Location  | READ        | Read the sized data at the memory location specified by the long-word address. The source function code register (SFC) determines the address space accessed.  |
| Write Memory Location | WRITE       | Write the operand data to the memory location specified by the long-word address. The destination function code (DFC) register determines the address space accessed.  |
| Dump Memory Block     | DUMP        | Used in conjunction with the READ command to dump large<br>blocks of memory. An initial READ is executed to set up the<br>starting address of the block and retrieve the first result.<br>Subsequent operands are retrieved with the DUMP command. |
| Fill Memory Block     | FILL        | Used in conjunction with the WRITE command to fill large<br>blocks of memory. Initially, a WRITE is executed to set up the<br>starting address of the block and supply the first operand. The<br>FILL command writes subsequent operands.          |
| Resume Execution      | GO          | The pipe is flushed and refilled before resuming instruction execution at the current PC.  |
| Patch User Code       | CALL        | Current program counter is stacked at the location of the current stack pointer. Instruction execution begins at user patch code.  |
| Reset Peripherals     | RST         | Asserts RESET for 512 clock cycles. The CPU is not reset by this command. Synonymous with the CPU RESET instruction.   |
| No Operation          | NOP         | NOP performs no operation and can be used as a null command.   |

### Table 21 Background Debuggung Mode



| HSQR                        | <b>)</b> — Ho       | st Sequ             | uence       | Regist  | er 0       |         |         |         |          |         |         |         |          | \$YF                    | FE14             |
|-----------------------------|---------------------|---------------------|-------------|---------|------------|---------|---------|---------|----------|---------|---------|---------|----------|-------------------------|------------------|
| 15                          | 14                  | 13                  | 12          | 11      | 10         | 9       | 8       | 7       | 6        | 5       | 4       | 3       | 2        | 1                       | 0                |
| CH                          | 15                  | СН                  | 14          | СН      | 13         | СН      | 12      | СН      | 11       | СН      | 10      | CH      | 19       | CH                      | 18               |
| RESET:                      |                     |                     |             |         |            |         |         |         |          |         |         |         |          |                         |                  |
| 0                           | 0                   | 0                   | 0           | 0       | 0          | 0       | 0       | 0       | 0        | 0       | 0       | 0       | 0        | 0                       | 0                |
|                             |                     |                     |             |         |            |         |         |         |          |         |         |         |          |                         |                  |
| HSQR1                       | I — Ho              | st Sequ             | uence       | Registe | er 1       |         |         |         |          |         |         |         |          | \$YF                    | FE16             |
| <b>HSQR</b> 1<br>15         | I — Ho:<br>14       | st Sequ<br>13       | uence<br>12 | Registe | er 1<br>10 | 9       | 8       | 7       | 6        | 5       | 4       | 3       | 2        | <b>\$YF</b><br>1        | FE16<br>0        |
| HSQR1<br>15<br>CH           | I — Ho:<br>14<br>17 | st Sequ<br>13<br>CH | 12<br>12    | Registe | er 1<br>10 | 9<br>Cł | 8       | 7<br>Cł | 6<br>H 3 | 5<br>Cł | 4<br>12 | 3<br>Cł | 2<br>H 1 | <b>\$YF</b><br>1        | <b>FE16</b><br>0 |
| HSQR1<br>15<br>CH<br>RESET: | I — Ho:<br>14<br>17 | st Sequ<br>13<br>CH | 12<br>12    | Registo | er 1<br>10 | 9<br>Cł | 8<br>14 | 7<br>Cł | 6<br>H 3 | 5<br>Cł | 4       | 3<br>Cł | 2<br>H 1 | \$ <b>YF</b><br>1<br>CF | 0<br>10          |

### CH[15:0] — Encoded Host Sequence

The host sequence field selects the mode of operation for the time function selected on a given channel. The meaning of the host sequence bits depends on the time function specified.

| HOKKU | — H05 | st Serv | ice Re | quest | Registe | eru |   |   |
|-------|-------|---------|--------|-------|---------|-----|---|---|
| 15    | 14    | 13      | 12     | 11    | 10      | 9   | 8 | 7 |

#### 6 5 4 3 2 1 0 CH 15 CH 14 CH 12 CH 11 CH 10 CH 9 CH 8 CH 13 RESET: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ٥ 0 **\$YFFE1A** HSRR1 — Host Service Request Register 1 15 14 13 12 11 10 8 7 6 2 1 0 9 5 4 3 CH 7 CH 6 CH 5 CH 4 CH 3 CH 2 CH 1 CH 0 RESET: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

# CH[15:0] — Encoded Type of Host Service

. . .

• •

The host service request field selects the type of host service request for the time function selected on a given channel. The meaning of the host service request bits depends on the time function specified. A host service request field cleared to %00 signals the host that service is completed by the microengine on that channel. The host can request service on a channel by writing the corresponding host service request field to one of three nonzero states. The CPU should monitor the host service request register until the TPU clears the service request to %00 before the CPU changes any parameters or issues a new service request to the channel.

| CPR0-                        | - Char            | nei Pri             |               | egiste   | 10               |         |    |         |          |         |    |         |          | •                      |                         |
|------------------------------|-------------------|---------------------|---------------|----------|------------------|---------|----|---------|----------|---------|----|---------|----------|------------------------|-------------------------|
| 15                           | 14                | 13                  | 12            | 11       | 10               | 9       | 8  | 7       | 6        | 5       | 4  | 3       | 2        | 1                      | 0                       |
| CH ·                         | 15                | СН                  | 14            | CH       | 113              | CH      | 12 | CH      | 11       | СН      | 10 | CH      | H 9      | CI                     | 18                      |
| RESET:                       |                   | •                   |               |          |                  |         |    |         |          |         |    |         |          |                        |                         |
| 0                            | 0                 | 0                   | 0             | 0        | 0                | 0       | 0  | 0       | 0        | 0       | 0  | 0       | 0        | 0                      | 0                       |
|                              |                   |                     |               |          |                  |         |    |         |          |         |    |         |          |                        |                         |
| CPR1 –                       | - Char            | nnel Pri            | ority R       | egiste   | r 1              |         |    |         |          |         |    |         |          | \$YF                   | FE1E                    |
| <b>CPR1</b> –                | - Char<br>14      | nnel Pri<br>13      | ority R<br>12 | egiste   | r <b>1</b><br>10 | 9       | 8  | 7       | 6        | 5       | 4  | 3       | 2        | <b>\$YF</b><br>1       | FE1E<br>0               |
| CPR1 —<br>15<br>CH           | - Char<br>14<br>7 | nel Pri<br>13<br>CH | ority R<br>12 | 11<br>CH | r 1<br>10        | 9<br>Cł | 8  | 7<br>Cł | 6<br>H 3 | 5<br>Cł | 4  | 3<br>Cł | 2<br>H 1 | <b>\$YF</b><br>1<br>CH | <b>FE1E</b><br>0        |
| CPR1 —<br>15<br>CH<br>RESET: | – Char<br>14<br>7 | 13<br>CF            | ority R<br>12 | 11<br>CH | r 1<br>10<br>15  | 9<br>Cł | 8  | 7<br>Cł | 6<br>13  | 5<br>Cł | 4  | 3<br>Cł | 2<br>+ 1 | <b>\$YF</b><br>1<br>CF | <b>FFE1E</b><br>0<br>10 |

CH[15:0] — Encoded One of Three Channel Priority Levels

\*\*\*

**\$YFFE18** 



### 6.3 Pin Function

The following table is a summary of the functions of the QSM pins when they are not configured for general-purpose I/O. The QSM data direction register (DDRQS) designates each pin except RXD as an input or output.

|           | Pin      | Mode     | Pin Function  |
|-----------|----------|----------|---|
|           | MISO     | Master   | Serial Data Input to QSPI   |
| QSPI Pins |          | Slave    | Serial Data Output from QSPI                                      |
|           | MOSI     | Master   | Serial Data Output from QSPI                                      |
|           |          | Slave    | Serial Data Input to QSPI   |
|           | SCK      | Master   | Clock Output from QSPI  |
|           |          | Slave    | Clock Input to QSPI   |
|           | PCS0/SS  | Master   | Input: Assertion Causes Mode Fault<br>Output: Selects Peripherals |
|           |          | Slave    | Input: Selects the QSPI   |
|           | PCS[3:1] | Master   | Output: Selects Peripherals                                       |
|           |          | Slave    | None  |
| SCI Pins  | TXD      | Transmit | Serial Data Output from SCI                                       |
|           | RXD      | Receive  | Serial Data Input to SCI  |

### 6.4 QSM Registers

QSM registers are divided into four categories: QSM global registers, QSM pin control registers, QSPI submodule registers, and SCI submodule registers. The QSPI and SCI registers are defined in separate sections below. Writes to unimplemented register bits have no meaning or effect, and reads from unimplemented bits always return a logic zero value.

The module mapping bit of the SIM configuration register (SIMCR) defines the most significant bit (ADDR23) of the address, shown in each register figure as Y (Y = 7 or F). This bit, concatenated with the rest of the address given, forms the absolute address of each register. Refer to the SIM section of this technical summary for more information about how the state of MM affects the system.

# 6.4.1 Global Registers

The QSM global registers contain system parameters used by both the QSPI and the SCI submodules. These registers contain the bits and fields used to configure the QSM.

| QSMCR  | 2 — QS | SM Cor | nfigura | tion Re | egister |   |   |      |   |   |   |   |     | \$YF | FC00 |
|--------|--------|--------|---------|---------|---------|---|---|------|---|---|---|---|-----|------|------|
| 15     | 14     | 13     | 12      | 11      | 10      | 9 | 8 | 7    | 6 | 5 | 4 | 3 |     |      | 0    |
| STOP   | FRZ1   | FRZ0   | 0       | 0       | 0       | 0 | 0 | SUPV | 0 | 0 | 0 |   | IAF | RB   |      |
| RESET: |        |        |         | -       |         |   |   |      |   |   |   |   |     |      |      |
| 0      | 0      | 0      | 0       | 0       | 0       | 0 | 0 | 1    | 0 | 0 | 0 | 0 | 0   | 0    | 0    |

The QSMCR contains parameters for the QSM/CPU/intermodule bus (IMB) interface.

### STOP — Stop Enable

0 = Normal QSM clock operation

1 = QSM clock operation stopped

STOP places the QSM in a low-power state by disabling the system clock in most parts of the module. The QSMCR is the only register guaranteed to be readable while STOP is asserted. The QSPI RAM is not readable. However, writes to RAM or any register are guaranteed to be valid while STOP is asserted. STOP can be negated by the CPU and by reset.



| SPCR2  | — QS | PI Con | trol Re | gister | 2   |     |   |   |   |   |   |   |     | \$YF | FC1C | ; |
|--------|------|--------|---------|--------|-----|-----|---|---|---|---|---|---|-----|------|------|---|
| 15     | 14   | 13     | 12      | 11     |     |     | 8 | 7 | 6 | 5 | 4 | 3 |     |      | 0    |   |
| SPIFIE | WREN | WRTO   | 0       |        | END | DQP |   | 0 | 0 | 0 | 0 |   | NEV | VQP  |      |   |
| RESET: |      |        |         |        |     |     |   | • |   |   |   |   |     |      |      | _ |
| ٥      | ٥    | 0      | ٥       | ٥      | ٥   | ٥   | ٥ | ٥ | ٥ | ٥ | ٥ | ٥ | ٥   | ٥    | ٥    |   |

SPCR2 contains QSPI configuration parameters. The CPU can read and write this register; the QSM has read access only. Writes to SPCR2 are buffered. A write to SPCR2 that changes a bit value while the QSPI is operating is ineffective on the current serial transfer, but becomes effective on the next serial transfer. Reads of SPCR2 return the current value of the register, not of the buffer.

### SPIFIE — SPI Finished Interrupt Enable

- 0 = QSPI interrupts disabled
- 1 = QSPI interrupts enabled

SPIFIE enables the QSPI to generate a CPU interrupt upon assertion of the status flag SPIF.

### WREN — Wrap Enable

- 0 = Wraparound mode disabled
- 1 = Wraparound mode enabled

WREN enables or disables wraparound mode.

### WRTO — Wrap To

When wraparound mode is enabled, after the end of queue has been reached, WRTO determines which address the QSPI executes.

### Bit 12 - Not Implemented

ENDQP — Ending Queue Pointer This field contains the last QSPI queue address.

### Bits [7:4] — Not Implemented

### NEWQP — New Queue Pointer Value

This field contains the first QSPI queue address.

#### **\$YFFC1E**

| 15     | 14 | 13 | 12 | 11 | 10    | 9    | 8    | 7 |      | 0 |
|--------|----|----|----|----|-------|------|------|---|------|---|
| 0      | 0  | 0  | 0  | 0  | LOOPQ | HMIE | HALT |   | SPSR |   |
| RESET: |    |    |    |    |       |      |      |   |      |   |

0 0 0 0 0 0 0

SPCR3 contains QSPI configuration parameters. The CPU can read and write SPCR3, but the QSM has read-only access.

Bits [15:11] — Not Implemented

LOOPQ — QSPI Loop Mode

0 = Feedback path disabled

1 = Feedback path enabled

LOOPQ controls feedback on the data serializer for testing.

HMIE — HALTA and MODF Interrupt Enable

0 = HALTA and MODF interrupts disabled

1 = HALTA and MODF interrupts enabled

HMIE controls CPU interrupts caused by the HALTA status flag or the MODF status flag in SPSR.



Command RAM is used by the QSPI when in master mode. The CPU writes one byte of control information to this segment for each QSPI command to be executed. The QSPI cannot modify information in command RAM.

Command RAM consists of 16 bytes. Each byte is divided into two fields. The peripheral chip-select field enables peripherals for transfer. The command control field provides transfer options.

A maximum of 16 commands can be in the queue. Queue execution by the QSPI proceeds from the address in NEWQP through the address in ENDQP. (Both of these fields are in SPCR2.)

### CONT — Continue

- 0 = Control of chip selects returned to PORTQS after transfer is complete.
- 1 = Peripheral chip selects remain asserted after transfer is complete.
- BITSE Bits per Transfer Enable
  - 0 = 8 bits
  - 1 = Number of bits set in BITS field of SPCR0
- DT Delay after Transfer

The QSPI provides a variable delay at the end of serial transfer to facilitate the interface with peripherals that have a latency requirement. The delay between transfers is determined by the SPCR1 DTL field.

### DSCK - PCS to SCK Delay

- 0 = PCS valid to SCK transition is one-half SCK.
- 1 = SPCR1 DSCKL field specifies delay from PCS valid to SCK.

### PCS[3:0] — Peripheral Chip Select

Use peripheral chip-select bits to select an external device for serial data transfer. More than one peripheral chip select can be activated at a time, and more than one peripheral chip can be connected to each PCS pin, provided that proper fanout is observed.

#### SS — Slave Mode Select

Initiates slave mode serial transfer. If  $\overline{SS}$  is taken low when the QSPI is in master mode, a mode fault will be generated.

### 6.5.4 Operating Modes

The QSPI operates in either master or slave mode. Master mode is used when the MCU originates data transfers. Slave mode is used when an external device initiates serial transfers to the MCU through the QSPI. Switching between the modes is controlled by MSTR in SPCR0. Before entering either mode, appropriate QSM and QSPI registers must be properly initialized.

In master mode, the QSPI executes a queue of commands defined by control bits in each command RAM queue entry. Chip-select pins are activated, data is transmitted from transmit RAM and received into receive RAM.

In slave mode, operation proceeds in response to SS pin activation by an external bus master. Operation is similar to master mode, but no peripheral chip selects are generated, and the number of bits transferred is controlled in a different manner. When the QSPI is selected, it automatically executes the next queue transfer to exchange data with the external device correctly.

Although the QSPI inherently supports multimaster operation, no special arbitration mechanism is provided. A mode fault flag (MODF) indicates a request for SPI master arbitration. System software must provide arbitration. Note that unlike previous SPI systems, MSTR is not cleared by a mode fault being set, nor are the QSPI pin output drivers disabled. The QSPI and associated output drivers must be disabled by clearing SPE in SPCR1.



# 7 Standby RAM with TPU Emulation RAM

The TPURAM module contains a 2-Kbyte array of fast (two bus cycle) static RAM, which is especially useful for system stacks and variable storage. Alternately, it can be used by the TPU as emulation RAM for new timer algorithms.

### 7.1 Overview

The TPURAM can be mapped to any 4-Kbyte boundary in the address map, but must not overlap the module control registers. (Overlap makes the registers inaccessible.) Data can be read or written in bytes, word, or long words. TPURAM responds to both program and data space accesses. Data can be read or written in bytes, words, or long words. The TPURAM is powered by  $V_{DD}$  in normal operation. During power-down, the TPURAM contents are maintained by power on standby voltage pin  $V_{STBY}$ . Power switching between sources is automatic.

Access to the TPURAM array is controlled by the RASP field in TRAMMCR. This field can be encoded so that TPURAM responds to both program and data space accesses. This allows code to be executed from TPURAM, and permits the use of program counter relative addressing mode for operand fetches from the array.

An address map of the TPURAM control registers follows. All TPURAM control registers are located in supervisor data space.

| Access | Address               | 15 | 8                      | 7                        | 0 |
|--------|-----------------------|----|------------------------|--------------------------|---|
| S      | \$YFFB00              |    | TPURAM MODULE CONFIGUR | ATION REGISTER (TRAMMCR) |   |
| S      | \$YFFB02              |    | TPURAM TEST REC        | GISTER (TRAMTST)         |   |
| S      | \$YFFB04              |    | TPURAM BASE ADDRES     | S REGISTER (TRAMBAR)     |   |
|        | \$YFFB06–<br>\$YFFB3F |    | NOT                    | USED                     |   |

### Table 28 TPURAM Control Register Address Map

Y = M111, where M is the logic state of the MM bit in the SIMCR.

### 7.2 TPURAM Register Block

There are three TPURAM control registers: the RAM module configuration register (TRAMMCR), the RAM test register (TRAMTST), and the RAM array base address registers (TRAMBAR).

There is an 8-byte minimum register block size for the module. Unimplemented register addresses are read as zeros, and writes have no effect.

# 7.3 TPURAM Registers

| TRAMMCR — TPURAM Module Configuration Register       \$YFFB |        |    |    |    |    |    |   |      |   |          |   |  |
|---|--------|----|----|----|----|----|---|------|---|----------|---|--|
|   | 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8    | 7 |          | 0 |  |
|   | STOP   | 0  | 0  | 0  | 0  | 0  | 0 | RASP |   | NOT USED |   |  |
|   | RESET: |    |    |    |    | •  |   |      |   |          |   |  |
|   | ٥      | ٥  | 0  | 0  | 0  | 0  | 0 | 1    |   |          |   |  |

TSTOP —Stop Control

0 = RAM array operates normally.

1 = RAM array enters low-power stop mode.

This bit controls whether the RAM array is in stop mode or normal operation. Reset state is zero, for normal operation. In stop mode, the array retains its contents, but cannot be read or written by the CPU.



### RASP — RAM Array Space Field

0 = TPURAM array is placed in unrestricted space

1 = TPURAM array is placed in supervisor space

### **TRAMTST** — TPURAM Test Register

#### \$YFFB02

| TRAMBAR — TPURAM Base Address and Status Register       \$1 |              |            |            |            |            |            |            |            |            |            |            |            | <b>\$Y</b> | FFB04 |  |
|---|--------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|-------|--|
| 15  | 14           | 13         | 12         | 11         | 10         | 9          | 8          | 7          | 6          | 5          | 4          | 3          | 2          | 1     | 0  |
| ADD<br>23   | R ADDR<br>22 | ADDR<br>21 | ADDR<br>20 | ADDR<br>19 | ADDR<br>18 | ADDR<br>17 | ADDR<br>16 | ADDR<br>15 | ADDR<br>14 | ADDR<br>13 | ADDR<br>12 | ADDR<br>11 | NOT        | USED  | RAMDS  |
| RESE  | T:           |            |            |            |            |            |            |            |            |            |            |            |            |       | <u>.                                    </u> |
| 0   | 0            | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0     | 0  |

### ADDR[23:11] — RAM Array Base Address

These bits specify address lines ADDR[23:11] of the base address of the RAM array when enabled.

### RAMDS — RAM Array Disable

- 0 = RAM array is enabled
- 1 = RAM array is disabled

The RAM array is disabled by internal logic after a master reset. Writing a valid base address to the RAM array base address field (bits [15:3]) automatically clears RAMDS, enabling the RAM array.

### 7.4 TPURAM Operation

There are six TPURAM operating modes, as follows:

- The TPURAM module is in normal mode when powered by V<sub>DD</sub>. The array can be accessed by byte, word, or long word. A byte or aligned word (high-order byte is at an even address) access only takes one bus cycle or two system clocks. A long word or misaligned word access requires two bus cycles.
- Standby mode is intended to preserve TPURAM contents when V<sub>DD</sub> is removed. TPURAM contents are maintained by V<sub>STBY</sub>. Circuitry within the TPURAM module switches to the higher of V<sub>DD</sub> or V<sub>STBY</sub> with no loss of data. When TPURAM is powered by V<sub>STBY</sub>, access to the array is not guaranteed.
- 3. Reset mode allows the CPU to complete the current bus cycle before resetting. When a synchronous reset occurs while a byte or word TPURAM access is in progress, the access will be completed. If reset occurs during the first word access of a long-word operation, only the first word access will be completed. If reset occurs during the second word access of a long word operation, the entire access will be completed. Data being read from or written to the RAM may be corrupted by asynchronous reset.
- 4. Test mode functions in conjunction with the SIM test functions. Test mode is used during factory test of the MCU.
- 5. Writing the STOP bit of TRAMMCR causes the TPURAM module to enter stop mode. The TPURAM array is disabled (which allows external logic to decode TPURAM addresses, if necessary), but all data is retained. If V<sub>DD</sub> falls below V<sub>STBY</sub> during stop mode, internal circuitry switches to V<sub>STBY</sub>, as in standby mode. Stop mode is exited by clearing the STOP bit.
- 6. The TPURAM array may be used to emulate the microcode ROM in the TPU module. This provides a means of developing custom TPU code. The TPU selects TPU emulation mode. While in TPU emulation mode, the access timing of the TPURAM module matches the timing of the TPU microinstruction ROM to ensure accurate emulation. Normal accesses via the IMB are inhibited and the control registers have no effect, allowing external RAM to emulate the TPURAM at the same addresses.





Home Page: www.freescale.com email: support@freescale.com USA/Europe or Locations Not Listed: Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 (800) 521-6274 480-768-2130 support@freescale.com Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH **Technical Information Center** Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com Japan: Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064, Japan 0120 191014 +81 2666 8080 support.japan@freescale.com Asia/Pacific: Freescale Semiconductor Hong Kong Ltd. **Technical Information Center** 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 (800) 441-2447 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

RoHS-compliant and/or Pb- free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb- free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale.s Environmental Products program, go to http://www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

