



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	CPU32
Core Size	32-Bit Single-Core
Speed	20MHz
Connectivity	EBI/EMI, SCI, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	15
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68332amag20

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Package Type	TPU Type	Temperature	Frequency	Package	Order Number
			(11112)	Quantity	
144-Pin QFP	Motion Control	-40 to +85 °C	16 MHz	2 pc tray	SPAKMC332GCFV16
				44 pc tray	MC68332GCFVV16
			20 MHz	2 pc tray	SPAKMC332GCFV20
				44 pc tray	MC68332GCFV20
		-40 to +105 °C	16 MHz	2 pc tray	SPAKMC332GVFV16
				44 pc tray	MC68332GVFV16
			20 MHz	2 pc tray	SPAKMC332GVFV20
				44 pc tray	MC68332GVFV20
		–40 to +125 °C	16 MHz	2 pc tray	SPAKMC332GMFV16
				44 pc tray	MC68332GMFV16
			20 MHz	2 pc tray	SPAKMC332GMFV20
				44 pc tray	MC68332GMFVV20
	Standard	–40 to +85 °C	16 MHz	2 pc tray	SPAKMC332CFV16
				44 pc tray	MC68332CFV16
			20 MHz	2 pc tray	SPAKMC332CFVV20
				44 pc tray	MC68332CFV20
		−40 to +105 °C	16 MHz	2 pc tray	SPAKMC332VFV16
				44 pc tray	MC68332VFV16
			20 MHz	2 pc tray	SPAKMC332VFV20
				44 pc tray	MC68332VFV20
		–40 to +125 °C	16 MHz	2 pc tray	SPAKMC332MFV16
				44 pc tray	MC68332MFV16
			20 MHz	2 pc tray	SPAKMC332MFV20
				44 pc tray	MC68332MFV20
	Std w/enhanced	–40 to +85 °C	16 MHz	2 pc tray	SPAKMC332ACFV16
	PPWA			44 pc tray	MC68332ACFV16
			20 MHz	2 pc tray	SPAKMC332ACFV20
				44 pc tray	MC68332ACFV20
		–40 to +105 °C	16 MHz	2 pc tray	SPAKMC332AVFV16
				44 pc tray	MC68332AVFV16
			20 MHz	2 pc tray	SPAKMC332AVFC20
				44 pc tray	MC68332AVFV20
		–40 to +125 °C	16 MHz	2 pc tray	SPAKMC332AMFV16
				44 pc tray	MC68332AMFV16
			20 MHz	2 pc tray	SPAKMC332AMFV20
				44 pc tray	MC68332AMFV20

#### Table 1 Ordering Information (Continued)



#### 1.1 Features

- Central Processing Unit (CPU32)
  - 32-Bit Architecture
  - Virtual Memory Implementation
  - Table Lookup and Interpolate Instruction
  - Improved Exception Handling for Controller Applications
  - High-Level Language Support
  - Background Debugging Mode
  - Fully Static Operation
- System Integration Module (SIM)
  - External Bus Support
  - Programmable Chip-Select Outputs
  - System Protection Logic
  - Watchdog Timer, Clock Monitor, and Bus Monitor
  - Two 8-Bit Dual Function Input/Output Ports
  - One 7-Bit Dual Function Output Port
  - Phase-Locked Loop (PLL) Clock System
- Time Processor Unit (TPU)
  - Dedicated Microengine Operating Independently of CPU32
  - 16 Independent, Programmable Channels and Pins
  - Any Channel can Perform any Time Function
  - Two Timer Count Registers with Programmable Prescalers
  - Selectable Channel Priority Levels
- Queued Serial Module (QSM)
  - Enhanced Serial Communication Interface
  - Queued Serial Peripheral Interface
  - One 8-Bit Dual Function Port
- Static RAM Module with TPU Emulation Capability (TPURAM)
  - 2-Kbytes of Static RAM
  - May be Used as Normal RAM or TPU Microcode Emulation RAM



#### 1.3 Pin Assignments



Figure 2 MC68332 132-Pin QFP Pin Assignments



Pin Mnemonic	Output Driver	Input Synchronized	Input Hysteresis	Discrete I/O	Port Designation
T2CLK	—	Y	Y	—	—
TPUCH[15:0]	A	Y	Y		
TSC	—	Y	Y	_	_
TXD	Bo	Y	Y	I/O	PQS7
XFC <sup>2</sup>	—		—	Special	
XTAL <sup>2</sup>	—	_		Special	

#### Table 2 MCU Pin Characteristic (Continued)

NOTES:

1. DATA[15:0] are synchronized during reset only. MODCLK is synchronized only when used as an input port pin. 2. EXTAL, XFC, and XTAL are clock reference connections.

#### 2.2 MCU Power Connections

# V<sub>STBY</sub> Standby RAM Power/Clock Synthesizer Power V<sub>DDSYN</sub> Clock Synthesizer Power V<sub>SSE</sub>/V<sub>DDE</sub> External Periphery Power (Source and Drain) V<sub>SSI</sub>/V<sub>DDI</sub> Internal Module Power (Source and Drain)

**Table 3 MCU Power Connections** 

#### 2.3 MCU Driver Types

#### Table 4 MCU Driver Types

Туре	I/O	Description
А	0	Output-only signals that are always driven; no external pull-up required
Aw	0	Type A output with weak P-channel pull-up during reset
В	0	Three-state output that includes circuitry to pull up output before high impedance is established, to ensure rapid rise time. An external holding resistor is required to maintain logic level while the pin is in the high-impedance state.
Во	0	Type B output that can be operated in an open-drain mode



Signal Name	MCU Module	Signal Type	Active State
TSC	SIM	Input	—
TXD	QSM	Output	
XFC	SIM	Input	
XTAL	SIM	Output	

#### Table 5 MCU Signal Characteristics (Continued)

#### 2.5 Signal Function

#### **Table 6 MCU Signal Function**

Signal Name	Mnemonic	Function				
Address Bus	ADDR[23:0]	24-bit address bus				
Address Strobe	AS	Indicates that a valid address is on the address bus				
Autovector	AVEC	Requests an automatic vector during interrupt acknowledge				
Bus Error	BERR	Indicates that a bus error has occurred				
Bus Grant	BG	Indicates that the MCU has relinquished the bus				
Bus Grant Acknowledge	BGACK	Indicates that an external device has assumed bus mastership				
Breakpoint	BKPT	Signals a hardware breakpoint to the CPU				
Bus Request	BR	Indicates that an external device requires bus mastership				
System Clockout	CLKOUT	System clock output				
Chip Selects	CS[10:0]	Select external devices at programmed addresses				
Boot Chip Select	CSBOOT	Chip select for external boot start-up ROM				
Data Bus	DATA[15:0]	16-bit data bus				
Data Strobe	DS	During a read cycle, indicates when it is possible for an external device to place data on the data bus. During a write cycle, indicates that valid data is on the data bus.				
Data and Size Acknowledge	DSACK[1:0]	Provide asynchronous data transfers and dynamic bus sizing				
Development Serial In, Out, Clock	DSI, DSO, DSCLK	Serial I/O and clock for background debugging mode				
Crystal Oscillator	EXTAL, XTAL	Connections for clock synthesizer circuit reference; a crystal or an external oscillator can be used				
Function Codes	FC[2:0]	Identify processor state and current address space				
Freeze	FREEZE	Indicates that the CPU has entered background mode				
Halt	HALT	Suspend external bus activity				
Instruction Pipeline	IFETCH IPIPE	Indicate instruction pipeline activity				
Interrupt Request Level	IRQ[7:1]	Provides an interrupt priority level to the CPU				
Master In Slave Out	MISO	Serial input to QSPI in master mode; serial output from QSPI in slave mode				
Clock Mode Select	MODCLK	Selects the source and type of system clock				
Master Out Slave In	MOSI	Serial output from QSPI in master mode; serial input to QSPI in slave mode				
Port C	PC[6:0]	SIM digital output port signals				
Peripheral Chip Select	PCS[3:0]	QSPI peripheral chip selects				
Port E	PE[7:0]	SIM digital I/O port signals				
Port F	PF[7:0]	SIM digital I/O port signals				
Port QS	PQS[7:0]	QSM digital I/O port signals				



- EXOFF External Clock Off
  - 0 = The CLKOUT pin is driven from an internal clock source.
  - 1 = The CLKOUT pin is placed in a high-impedance state.

#### FRZSW — Freeze Software Enable

- 0 = When FREEZE is asserted, the software watchdog and periodic interrupt timer counters continue to run.
- 1 = When FREEZE is asserted, the software watchdog and periodic interrupt timer counters are disabled, preventing interrupts during software debug.
- FRZBM Freeze Bus Monitor Enable
  - 0 = When FREEZE is asserted, the bus monitor continues to operate.
  - 1 = When FREEZE is asserted, the bus monitor is disabled.

#### SLVEN — Factory Test Mode Enabled

This bit is a read-only status bit that reflects the state of DATA11 during reset.

- 0 = IMB is not available to an external master.
- 1 = An external bus master has direct access to the IMB.

#### SHEN[1:0] — Show Cycle Enable

This field determines what the EBI does with the external bus during internal transfer operations. A show cycle allows internal transfers to be externally monitored. The table below shows whether show cycle data is driven externally, and whether external bus arbitration can occur. To prevent bus conflict, external peripherals must not be enabled during show cycles.

SHEN	Action
00	Show cycles disabled, external arbitration enabled
01	Show cycles enabled, external arbitration disabled
10	Show cycles enabled, external arbitration enabled
11	Show cycles enabled, external arbitration enabled, internal activity is halted by a bus grant

#### SUPV — Supervisor/Unrestricted Data Space

The SUPV bit places the SIM global registers in either supervisor or user data space.

- 0 = Registers with access controlled by the SUPV bit are accessible from either the user or supervisor privilege level.
- 1 = Registers with access controlled by the SUPV bit are restricted to supervisor access only.

#### MM — Module Mapping

- 0 = Internal modules are addressed from \$7FF000 -\$7FFFFF.
- 1 = Internal modules are addressed from \$FFF000 \$FFFFFF.

#### IARB[3:0] — Interrupt Arbitration Field

Each module that can generate interrupt requests has an interrupt arbitration (IARB) field. Arbitration between interrupt requests of the same priority is performed by serial contention between IARB field bit values. Contention must take place whenever an interrupt request is acknowledged, even when there is only a single pending request. An IARB field must have a non-zero value for contention to take place. If an interrupt request from a module with an IARB field value of %0000 is recognized, the CPU processes a spurious interrupt exception. Because the SIM routes external interrupt requests to the CPU, the SIM IARB field value is used for arbitration between internal and external interrupts of the same priority. The reset value of IARB for the SIM is %1111, and the reset IARB value for all other modules is %0000, which prevents SIM interrupts from being discarded during initialization.



#### 3.2.3 Bus Monitor

The internal bus monitor checks for excessively long DSACK response times during normal bus cycles and for excessively long DSACK or AVEC response times during interrupt acknowledge cycles. The monitor asserts BERR if response time is excessive.

DSACK and AVEC response times are measured in clock cycles. The maximum allowable response time can be selected by setting the BMT field.

The monitor does not check DSACK response on the external bus unless the CPU initiates the bus cycle. The BME bit in the SYPCR enables the internal bus monitor for internal to external bus cycles. If a system contains external bus masters, an external bus monitor must be implemented and the internal to external bus monitor option must be disabled.

#### 3.2.4 Halt Monitor

The halt monitor responds to an assertion of  $\overline{HALT}$  on the internal bus. A flag in the reset status register (RSR) indicates that the last reset was caused by the halt monitor. The halt monitor reset can be inhibited by the HME bit in the SYPCR.

#### 3.2.5 Spurious Interrupt Monitor

The spurious interrupt monitor issues **BERR** if no interrupt arbitration occurs during an interrupt-acknowledge cycle.

#### 3.2.6 Software Watchdog

The software watchdog is controlled by SWE in the SYPCR. Once enabled, the watchdog requires that a service sequence be written to SWSR on a periodic basis. If servicing does not take place, the watchdog times out and issues a reset. This register can be written at any time, but returns zeros when read.

SWSR — Software Service Register								\$YF	FFA27
15	8	7	6	5	4	3	2	1	0
NOT USED		0	0	0	0	0	0	0	0
RESET:									
		0	0	0	0	0	0	0	0

Register shown with read value

Perform a software watchdog service sequence as follows:

- a. Write \$55 to SWSR.
- b. Write \$AA to SWSR.

Both writes must occur before time-out in the order listed, but any number of instructions can be executed between the two writes.

The watchdog clock rate is affected by SWP and SWT in SYPCR. When SWT[1:0] are modified, a watchdog service sequence must be performed before the new time-out period takes effect.

The reset value of SWP is affected by the state of the MODCLK pin on the rising edge of reset, as shown in the following table.

MODCLK	SWP
0	1
1	0



#### 3.3 System Clock

The system clock in the SIM provides timing signals for the IMB modules and for an external peripheral bus. Because MCU operation is fully static, register and memory contents are not affected when the clock rate changes. System hardware and software support changes in the clock rate during operation.

The system clock signal can be generated in three ways. An internal phase-locked loop can synthesize the clock from an internal or external frequency source, or the clock signal can be input from an external source.

Following is a block diagram of the clock submodule.



SYS CLOCK BLOCK 32KHZ

#### Figure 7 System Clock Block Diagram

#### 3.3.1 Clock Sources

The state of the clock mode (MODCLK) pin during reset determines the clock source. When MODCLK is held high during reset, the clock synthesizer generates a clock signal from either a crystal oscillator or an external reference input. Clock synthesizer control register SYNCR determines operating frequency and various modes of operation. When MODCLK is held low during reset, the clock synthesizer is disabled, and an external system clock signal must be applied. When the synthesizer is disabled, SYN-CR control bits have no effect.

A reference crystal must be connected between the EXTAL and XTAL pins to use the internal oscillator. Use of a 32.768-kHz crystal is recommended. These crystals are inexpensive and readily available. If an external reference signal or an external system clock signal is applied through the EXTAL pin, the XTAL pin must be left floating. External reference signal frequency must be less than or equal to maximum specified reference frequency. External system clock signal frequency must be less than or equal to maximum specified system clock frequency.

FC2	FC1	FC0	Address Space
0	0	0	Reserved
0	0	1	User Data Space
0	1	0	User Program Space
0	1	1	Reserved
1	0	0	Reserved
1	0	1	Supervisor Data Space
1	1	0	Supervisor Program Space
1	1	1	CPU Space

#### Table 9 CPU32 Address Space Encoding

#### 3.4.3 Address Bus

Address bus signals ADDR[23:0] define the address of the most significant byte to be transferred during a bus cycle. The MCU places the address on the bus at the beginning of a bus cycle. The address is valid while  $\overline{\text{AS}}$  is asserted.

#### 3.4.4 Address Strobe

AS is a timing signal that indicates the validity of an address on the address bus and the validity of many control signals. It is asserted one-half clock after the beginning of a bus cycle.

#### 3.4.5 Data Bus

Data bus signals DATA[15:0] make up a bidirectional, non-multiplexed parallel bus that transfers data to or from the MCU. A read or write operation can transfer 8 or 16 bits of data in one bus cycle. During a read cycle, the data is latched by the MCU on the last falling edge of the clock for that bus cycle. For a write cycle, all 16 bits of the data bus are driven, regardless of the port width or operand size. The MCU places the data on the data bus one-half clock cycle after AS is asserted in a write cycle.

#### 3.4.6 Data Strobe

Data strobe ( $\overline{DS}$ ) is a timing signal. For a read cycle, the MCU asserts  $\overline{DS}$  to signal an external device to place data on the bus.  $\overline{DS}$  is asserted at the same time as  $\overline{AS}$  during a read cycle. For a write cycle,  $\overline{DS}$  signals an external device that data on the bus is valid. The MCU asserts  $\overline{DS}$  one full clock cycle after the assertion of  $\overline{AS}$  during a write cycle.

#### 3.4.7 Bus Cycle Termination Signals

During bus cycles, external devices assert the data transfer and size acknowledge signals ( $\overline{DSACK1}$  and  $\overline{DSACK0}$ ). During a read cycle, the signals tell the MCU to terminate the bus cycle and to latch data. During a write cycle, the signals indicate that an external device has successfully stored data and that the cycle can end. These signals also indicate to the MCU the size of the port for the bus cycle just completed. (Refer to 3.4.9 Dynamic Bus Sizing.)

The bus error (BERR) signal is also a bus cycle termination indicator and can be used in the absence of DSACK1 and DSACK0 to indicate a bus error condition. It can also be asserted in conjunction with these signals, provided it meets the appropriate timing requirements. The internal bus monitor can be used to generate the BERR signal for internal and internal-to-external transfers. When BERR and HALT are asserted simultaneously, the CPU takes a bus error exception.

Autovector signal (AVEC) can terminate external IRQ pin interrupt acknowledge cycles. AVEC indicates that the MCU will internally generate a vector number to locate an interrupt handler routine. If it is continuously asserted, autovectors will be generated for all external interrupt requests. AVEC is ignored during all other bus cycles.



CSPAR1 — Chip Select Pin Assignment Register 1								\$YFFA46							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	CSPA	.1[4]	CSPA	1[3]	CSPA	1[2]	CSPA	.1[1]	CSPA	1[0]
RESET:								•						•	
0	0	0	0	0	0	DATA7	1	DATA [7:6]	1	DATA [7:5]	1	DATA [7:4]	1	DATA [7:3]	1

CSPAR1 contains five 2-bit fields that determine the functions of corresponding chip-select pins. CSPAR1[15:10] are not used. These bits always read zero; writes have no effect.

CSPAR0 Field	Chip Select Signal	Alternate Signal	Discrete Output
CSPA1[4]	CS10	ADDR23	ECLK
CSPA1[3]	CS9	ADDR22	PC6
CSPA1[2]	CS8	ADDR21	PC5
CSPA1[1]	CS7	ADDR20	PC4
CSPA1[0]	CS6	ADDR19	PC3

#### Table 14 CSPAR1 Pin Assignments

At reset, either the alternate function (01) or chip-select function (11) can be encoded. DATA pins are driven to logic level one by a weak interval pull-up during reset. Encoding is for chip-select function unless a data line is held low during reset. Note that bus loading can overcome the weak pull-up and hold pins low during reset. The following table shows the hierarchical selection method that determines the reset functions of pins controlled by CSPAR1.

	Data B	Bus Pins at	Reset		Chi	o-Select/A	ddress Bu	s Pin Fund	tion
DATA7	DATA6	DATA5	DATA4	DATA3	CS10/ ADDR23	CS9/ ADDR22	CS8/ ADDR21	CS7/ ADDR20	CS6/ ADDR19
1	1	1	1	1	CS10	CS9	CS8	CS7	CS6
1	1	1	1	0	CS10	CS9	CS8	CS7	ADDR19
1	1	1	0	X	CS10	CS9	CS8	ADDR20	ADDR19
1	1	0	X	X	CS10	CS9	ADDR21	ADDR20	ADDR19
1	0	Х	Х	Х	CS10	ADDR22	ADDR21	ADDR20	ADDR19
0	Х	Х	Х	X	ADDR23	ADDR22	ADDR21	ADDR20	ADDR19

#### Table 15 Reset Pin Function of CS[10:6]

A pin programmed as a discrete output drives an external signal to the value specified in the port C pin data register (PORTC), with the following exceptions:

- 1. No discrete output function is available on pins BR, BG, or BGACK.
- 2. ADDR23 provides E-clock output rather than a discrete output signal.

When a pin is programmed for discrete output or alternate function, internal chip-select logic still functions and can be used to generate DSACK or AVEC internally on an address match.

Port size is determined when a pin is assigned as a chip select. When a pin is assigned to an 8-bit port, the chip select is asserted at all addresses within the block range. If a pin is assigned to a 16-bit port, the upper/lower byte field of the option register selects the byte with which the chip select is associated.



#### 3.5.3 Base Address Registers

A base address is the starting address for the block enabled by a given chip select. Block size determines the extent of the block above the base address. Each chip select has an associated base register so that an efficient address map can be constructed for each application. If a chip-select base address register is programmed with the same address as a microcontroller module or memory array, an access to that address goes to the module or array and the chip-select signal is not asserted.

CSBAR	вт —	Chip-S	Select E	Base A	ddress	Regis	ster Bo	ot RON	Л					\$YF	FA48
15	14	13	12	11	10	9	8	7	6	5	4	3	2		0
ADDR 23	ADDR 22	ADDR 21	ADDR 20	ADDR 19	ADDR 18	ADDR 17	ADDR 16	ADDR 15	ADDR 14	ADDR 13	ADDR 12	ADDR 11		BLKSZ	
RESET:															
0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
CSBAR	[10:0]	—Chip	o-Selec	t Base	Addre	ess Re	gisters					\$`	(FFA4	1C–\$YF	FA74
CSBAR 15	[ <b>10:0]</b> 14	—Chip 13	-Selec	t Base	Addre	ess Reg 9	gisters <sup>8</sup>	7	6	5	4	<b>\$`</b> 3	2 <b>(FFA</b>	4C–\$YF	<b>FA74</b> 0
15 ADDR 23	[10:0] 14 ADDR 22	Chip 13 ADDR 21	12 ADDR 20	11 ADDR 19	Addre 10 ADDR 18	9 ADDR 17	gisters 8 ADDR 16	7 ADDR 15	6 ADDR 14	5 ADDR 13	4 ADDR 12	3 ADDR 11	2 2	4C-\$YF	<b>FA74</b> 0
15 ADDR 23 RESET:	[10:0] 14 ADDR 22	Chip 13 ADDR 21	12 ADDR 20	t Base 11 ADDR 19	Addre 10 ADDR 18	9 ADDR 17	gisters 8 ADDR 16	7 ADDR 15	6 ADDR 14	5 ADDR 13	4 ADDR 12	3 ADDR 11	2 2	4C-\$YF BLKSZ	<b>FA74</b> 0

#### ADDR[23:11] - Base Address Field

This field sets the starting address of a particular address space. The address compare logic uses only the most significant bits to match an address within a block. The value of the base address must be a multiple of block size. Base address register diagrams show how base register bits correspond to address lines.

#### BLKSZ — Block Size Field

This field determines the size of the block that must be enabled by the chip select. The following table shows bit encoding for the base address registers block size field.

Block Size Field	Block Size	Address Lines Compared
000	2 K	ADDR[23:11]
001	8 K	ADDR[23:13]
010	16 K	ADDR[23:14]
011	64 K	ADDR[23:16]
100	128 K	ADDR[23:17]
101	256 K	ADDR[23:18]
110	512 K	ADDR[23:19]
111	1 M	ADDR[23:20]

#### 3.5.4 Option Registers

The option registers contain eight fields that determine timing of and conditions for assertion of chipselect signals. For a chip-select signal to be asserted, all bits in the base address register must match the corresponding internal upper address lines, and all conditions specified in the option register must be satisfied. These conditions also apply to providing DSACK or autovector support.



- 1. The dominant interrupt source supplies a vector number and DSACK signals appropriate to the access. The CPU32 acquires the vector number.
- 2. The AVEC signal is asserted (the signal can be asserted by the dominant interrupt source or the pin can be tied low), and the CPU32 generates an autovector number corresponding to interrupt priority.
- 3. The bus monitor asserts BERR and the CPU32 generates the spurious interrupt vector number.
- F. The vector number is converted to a vector address.
- G. The content of the vector address is loaded into the PC, and the processor transfers control to the exception handler routine.

#### 3.9 Factory Test Block

The test submodule supports scan-based testing of the various MCU modules. It is integrated into the SIM to support production testing.

Test submodule registers are intended for Motorola use. Register names and addresses are provided to indicate that these addresses are occupied.

SIMTR — System Integration Test Register	\$YFFA02
SIMTRE — System Integration Test Register (E Clock)	\$YFFA08
TSTMSRA — Master Shift Register A	\$YFFA30
TSTMSRB — Master Shift Register B	\$YFFA32
TSTSC —Test Module Shift Count	\$YFFA34
TSTRC —Test Module Repetition Count	\$YFFA36
CREG — Test Module Control Register	\$YFFA38
DREG — Test Module Distributed Register	\$YFFA3A



#### 4.3 Status Register

The status register contains the condition codes that reflect the results of a previous operation and can be used for conditional instruction execution in a program. The lower byte containing the condition codes is the only portion of the register available at the user privilege level; it is referenced as the condition code register (CCR) in user programs. At the supervisor privilege level, software can access the full status register, including the interrupt priority mask and additional control bits.

#### SR — Status Register

15	14	13	12	11	10		8	7	6	5	4	3	2	1	0
T1	T0	S	0	0		IP		0	0	0	Х	Ν	Z	V	С
RESET:															
0	0	1	0	0	1	1	1	0	0	0	U	U	U	U	U

#### System Byte

T[1:0] —Trace Enable S —Supervisor/User State Bits [12:11] —Unimplemented IP[2:0] —Interrupt Priority Mask

User Byte (Condition Code Register)

Bits [7:5] — Unimplemented

- X Extend
- N Negative
- Z Zero
- V Overflow
- C Carry

#### 4.4 Data Types

Six basic data types are supported:

- Bits
- Packed Binary Coded Decimal Digits
- Byte Integers (8 bits)
- Word Integers (16 bits)
- Long-Word Integers (32 bits)
- Quad-Word Integers (64 bits)

#### 4.5 Addressing Modes

Addressing in the CPU32 is register-oriented. Most instructions allow the results of the specified operation to be placed either in a register or directly in memory. This flexibility eliminates the need for extra instructions to store register contents in memory. The CPU32 supports seven basic addressing modes:

- Register direct
- Register indirect
- Register indirect with index
- · Program counter indirect with displacement
- Program counter indirect with index
- Absolute
- Immediate

Included in the register indirect addressing modes are the capabilities to post-increment, predecrement, and offset. The program counter relative mode also has index and offset capabilities. In addition to these addressing modes, many instructions implicitly specify the use of the status register, stack pointer, or program counter.



#### 5.2.9 Frequency Measurement (FQM)

FQM counts the number of input pulses to a TPU channel during a user-defined window period. The function has single shot and continuous modes. No pulses are lost between sample windows in continuous mode. The user selects whether to detect pulses on the rising or falling edge. This function is intended for high speed measurement; measurement of slow pulses with noise rejection can be made with PTA.

#### 5.2.10 Hall Effect Decode (HALLD)

This function decodes the sensor signals from a brushless motor, along with a direction input from the CPU, into a state number. The function supports two- or three-sensor decoding. The decoded state number is written into a COMM channel, which outputs the required commutation drive signals. In addition to brushless motor applications, the function can have more general applications, such as decoding "option" switches.

#### 5.3 Programmer's Model

The TPU control register address map occupies 512 bytes. The "Access" column in the TPU address map below indicates which registers are accessible only at the supervisor privilege level and which can be assigned to either the supervisor or user privilege level, according to the value of the SUPV bit in the TPUMCR.

Access	Address	15 8 7	0
S	\$YFFE00	TPU MODULE CONFIGURATION REGISTER (TPUMCR)	
S	\$YFFE02	TEST CONFIGURATION REGISTER (TCR)	
S	\$YFFE04	DEVELOPMENT SUPPORT CONTROL REGISTER (DSCR)	
S	\$YFFE06	DEVELOPMENT SUPPORT STATUS REGISTER (DSSR)	
S	\$YFFE08	TPU INTERRUPT CONFIGURATION REGISTER (TICR)	
S	\$YFFE0A	CHANNEL INTERRUPT ENABLE REGISTER (CIER)	
S	\$YFFE0C	CHANNEL FUNCTION SELECTION REGISTER 0 (CFSR0)	
S	\$YFFE0E	CHANNEL FUNCTION SELECTION REGISTER 1 (CFSR1)	
S	\$YFFE10	CHANNEL FUNCTION SELECTION REGISTER 2 (CFSR2)	
S	\$YFFE12	CHANNEL FUNCTION SELECTION REGISTER 3 (CFSR3)	
S/U	\$YFFE14	HOST SEQUENCE REGISTER 0 (HSQR0)	
S/U	\$YFFE16	HOST SEQUENCE REGISTER 1 (HSQR1)	
S/U	\$YFFE18	HOST SERVICE REQUEST REGISTER 0 (HSRR0)	
S/U	\$YFFE1A	HOST SERVICE REQUEST REGISTER 1 (HSRR1)	
S	\$YFFE1C	CHANNEL PRIORITY REGISTER 0 (CPR0)	
S	\$YFFE1E	CHANNEL PRIORITY REGISTER 1 (CPR1)	
S	\$YFFE20	CHANNEL INTERRUPT STATUS REGISTER (CISR)	
S	\$YFFE22	LINK REGISTER (LR)	
S	\$YFFE24	SERVICE GRANT LATCH REGISTER (SGLR)	
S	\$YFFE26	DECODED CHANNEL NUMBER REGISTER (DCNR)	

#### Table 22 TPU Address Map

Y = M111, where M represents the logic state of the module mapping (MM) bit in the SIMCR.



#### 5.4 Parameter RAM

Parameter RAM occupies 256 bytes at the top of the TPU module address map. Channel parameters are organized as 128 16-bit words. However, only 100 words are actually implemented. The parameter RAM address map shows how parameter words are organized in memory.

Channel	Base			Par	amete	r Addr	ess		
Number	Address	0	1	2	3	4	5	6	7
0	\$YFFFF##	00	02	04	06	08	0A	—	—
1	\$YFFFF##	10	12	14	16	18	1A	_	_
2	\$YFFFF##	20	22	24	26	28	2A	_	_
3	\$YFFFF##	30	32	34	36	38	3A	_	_
4	\$YFFFF##	40	42	44	46	48	4A	_	_
5	\$YFFFF##	50	52	54	56	58	5A	_	_
6	\$YFFFF##	60	62	64	66	68	6A	_	_
7	\$YFFFF##	70	72	74	76	78	7A	_	_
8	\$YFFFF##	80	82	84	86	88	8A	_	_
9	\$YFFFF##	90	92	94	96	98	9A	_	_
10	\$YFFFF##	A0	A2	A4	A6	A8	AA	_	_
11	\$YFFFF##	B0	B2	B4	B6	B8	BA	_	_
12	\$YFFFF##	C0	C2	C4	C6	C8	CA	_	_
13	\$YFFFF##	D0	D2	D4	D6	D8	DA	_	_
14	\$YFFFF##	E0	E2	E4	E6	E8	EA	EC	EE
15	\$YFFFF##	F0	F2	F4	F6	F8	FA	FC	FE

#### Table 23 TPU Parameter RAM Address Map

--= Not Implemented

Y = M111, where M represents the logic state of the MM bit in the SIMCR.

#### 5.5 TPU Registers

The TPU memory map contains three groups of registers:

System Configuration Registers Channel Control and Status Registers Development Support and Test Verification Registers

#### 5.5.1 System Configuration Registers

	TPUMCR —	- TPU Module	Configuration	Register
--	----------	--------------	---------------	----------

15	14	13	12	11	10	9	8	7	6	5	4	3			0
STOP	TCF	R1P	TCF	R2P	EMU	T2CG	STF	SUPV	PSCK	0	0		IAI	RB	
RESET:															
0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

#### STOP — Stop Bit

0 = TPU operating normally

1 = Internal clocks shut down

\$YFFE00



HSQR	<b>)</b> — Ho	st Sequ	uence	Regist	er 0									\$YF	FE14
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH	15	СН	14	СН	13	СН	12	СН	11	СН	10	CH	19	CH	18
RESET:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
HSQR1	I — Ho	st Sequ	uence	Registe	er 1									\$YF	FE16
<b>HSQR</b> 1 15	I — Ho: 14	st Sequ 13	uence 12	Registe	er 1 10	9	8	7	6	5	4	3	2	<b>\$YF</b> 1	FE16 0
HSQR1 15 CH	I — Ho: 14 17	st Sequ 13 CH	12 12	Registe	er 1 10	9 Cł	8	7 Cł	6 H 3	5 Cł	4 12	3 Cł	2 H 1	<b>\$YF</b> 1	<b>FE16</b> 0
HSQR1 15 CH RESET:	I — Ho: 14 17	st Sequ 13 CH	12 12	Registo	er 1 10	9 Cł	8 14	7 Cł	6 H 3	5 Cł	4	3 Cł	2 H 1	\$YF 1 CF	0 10

#### CH[15:0] — Encoded Host Sequence

The host sequence field selects the mode of operation for the time function selected on a given channel. The meaning of the host sequence bits depends on the time function specified.

HOKKU	— H05	st Serv	ice Re	quest	Registe	eru		
15	14	13	12	11	10	9	8	7

#### CH 15 CH 14 CH 12 CH 11 CH 10 CH 9 CH 8 CH 13 RESET: **\$YFFE1A** HSRR1 — Host Service Request Register 1 CH 7 CH 6 CH 5 CH 4 CH 3 CH 2 CH 1 CH 0 RESET:

#### CH[15:0] — Encoded Type of Host Service

. . .

• •

The host service request field selects the type of host service request for the time function selected on a given channel. The meaning of the host service request bits depends on the time function specified. A host service request field cleared to %00 signals the host that service is completed by the microengine on that channel. The host can request service on a channel by writing the corresponding host service request field to one of three nonzero states. The CPU should monitor the host service request register until the TPU clears the service request to %00 before the CPU changes any parameters or issues a new service request to the channel.

CPR0-	- Char	nei Pri		egiste	10									•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH ·	15	СН	14	CH	113	CH	12	CH	11	СН	10	CH	H 9	CI	18
RESET:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CPR1 –	- Char	nnel Pri	ority R	egiste	r 1									\$YF	FE1E
<b>CPR1</b> –	- Char 14	nnel Pri 13	ority R 12	egiste	r 1 10	9	8	7	6	5	4	3	2	<b>\$YF</b> 1	FE1E 0
CPR1 — 15 CH	- Char 14 7	nel Pri 13 CH	ority R 12	11 CH	r 1 10	9 Cł	8	7 Cł	6 H 3	5 Cł	4	3 Cł	2 H 1	<b>\$YF</b> 1 CF	<b>FE1E</b> 0
CPR1 — 15 CH RESET:	– Char 14 7	nnel Pri 13 Cł	ority R 12	11 CH	r 1 10 15	9 Cł	8	7 Cł	6 13	5 Cł	4	3 Cł	2 + 1	<b>\$YF</b> 1 CF	<b>FFE1E</b> 0 10

CH[15:0] — Encoded One of Three Channel Priority Levels

**\$YFFE18** 



CHX[1:0]	Service	Guaranteed Time Slots
00	Disabled	_
01	Low	4 out of 7
10	Middle	2 out of 7
11	High	1 out of 7

#### 5.5.3 Development Support and Test Registers

These registers are used for custom microcode development or for factory test. Describing the use of the registers is beyond the scope of this technical summary. Register names and addresses are given for reference only. Please refer to the *TPU Reference Manual* (TPURM/AD) for more information.

DSCR — Development Support Control Register	\$YFFE04
DSSR — Development Support Status Register	\$YFFE06
LR — Link Register	\$YFFE22
SGLR — Service Grant Latch Register	\$YFFE24
DCNR — Decoded Channel Number Register	\$YFFE26
<b>TCR</b> — Test Configuration Register The TCR is used for factory test of the MCU.	\$YFFE02



SPCR2	— QS	PI Con	trol Re	gister	2									\$YF	FC1C	,
15	14	13	12	11			8	7	6	5	4	3			0	
SPIFIE	WREN	WRTO	0		END	DQP		0	0	0	0		NEV	VQP		
RESET:								•								
٥	٥	0	٥	0	0	٥	٥	٥	٥	٥	٥	٥	٥	٥	٥	

SPCR2 contains QSPI configuration parameters. The CPU can read and write this register; the QSM has read access only. Writes to SPCR2 are buffered. A write to SPCR2 that changes a bit value while the QSPI is operating is ineffective on the current serial transfer, but becomes effective on the next serial transfer. Reads of SPCR2 return the current value of the register, not of the buffer.

#### SPIFIE — SPI Finished Interrupt Enable

- 0 = QSPI interrupts disabled
- 1 = QSPI interrupts enabled

SPIFIE enables the QSPI to generate a CPU interrupt upon assertion of the status flag SPIF.

#### WREN — Wrap Enable

- 0 = Wraparound mode disabled
- 1 = Wraparound mode enabled

WREN enables or disables wraparound mode.

#### WRTO — Wrap To

When wraparound mode is enabled, after the end of queue has been reached, WRTO determines which address the QSPI executes.

#### Bit 12 - Not Implemented

ENDQP — Ending Queue Pointer This field contains the last QSPI queue address.

#### Bits [7:4] — Not Implemented

#### NEWQP — New Queue Pointer Value

This field contains the first QSPI queue address.

#### **\$YFFC1E**

15	14	13	12	11	10	9	8	7		0
0	0	0	0	0	LOOPQ	HMIE	HALT		SPSR	
RESET:										

0 0 0 0 0 0 0

SPCR3 contains QSPI configuration parameters. The CPU can read and write SPCR3, but the QSM has read-only access.

Bits [15:11] — Not Implemented

LOOPQ — QSPI Loop Mode

0 = Feedback path disabled

1 = Feedback path enabled

LOOPQ controls feedback on the data serializer for testing.

HMIE — HALTA and MODF Interrupt Enable

0 = HALTA and MODF interrupts disabled

1 = HALTA and MODF interrupts enabled

HMIE controls CPU interrupts caused by the HALTA status flag or the MODF status flag in SPSR.



#### IDLE — Idle-Line Detected Flag

0 = SCI receiver did not detect an idle-line condition.

1 = SCI receiver detected an idle-line condition.

IDLE is disabled when RWU in SCCR1 is set. IDLE is set when the SCI receiver detects the idle-line condition specified by ILT in SCCR1. If cleared, IDLE will not set again until after RDRF is set. RDRF is set when a break is received, so that a subsequent idle line can be detected.

#### OR — Overrun Error Flag

0 = RDRF is cleared before new data arrives.

1 = RDRF is not cleared before new data arrives.

OR is set when a new byte is ready to be transferred from the receive serial shifter to the RDR, and RDRF is still set. Data transfer is inhibited until OR is cleared. Previous data in RDR remains valid, but data received during overrun condition (including the byte that set OR) is lost.

#### NF — Noise Error Flag

- 0 = No noise detected on the received data
- 1 = Noise occurred on the received data

NF is set when the SCI receiver detects noise on a valid start bit, on any data bit, or on a stop bit. It is not set by noise on the idle line or on invalid start bits. Each bit is sampled three times. If none of the three samples are the same logic level, the majority value is used for the received data value, and NF is set. NF is not set until an entire frame is received and RDRF is set.

#### FE — Framing Error Flag

0 = No framing error on the received data.

1 = Framing error or break occurred on the received data.

FE is set when the SCI receiver detects a zero where a stop bit was to have occurred. FE is not set until the entire frame is received and RDRF is set. A break can also cause FE to be set. It is possible to miss a framing error if RXD happens to be at logic level one at the time the stop bit is expected.

#### PF — Parity Error Flag

0 = No parity error on the received data

1 = Parity error occurred on the received data

PF is set when the SCI receiver detects a parity error. PF is not set until the entire frame is received and RDRF is set.

SCDR -	– SCI I	Data R	Registe	r										\$YF	FC0E
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	R8/T8	R7/T7	R6/T6	R5/T5	R4/T4	R3/T3	R2/T2	R1/T1	R0/T0
RESET:															
0	0	0	0	0	0	0	U	U	U	U	U	U	U	U	U

SCDR contains two data registers at the same address. Receive data register (RDR) is a read-only register that contains data received by the SCI. The data comes into the receive serial shifter and is transferred to RDR. Transmit data register (TDR) is a write-only register that contains data to be transmitted. The data is first written to TDR, then transferred to the transmit serial shifter, where additional format bits are added before transmission. R[7:0]/T[7:0] contain either the first eight data bits received when SCDR is read, or the first eight data bits to be transmitted when SCDR is written. R8/T8 are used when the SCI is configured for 9-bit operation. When it is configured for 8-bit operation, they have no meaning or effect.



### 8 Summary of Changes

This is a partial revision. Most of the publication remains the same, but the following changes were made to improve it. Typographical errors that do not affect content are not annotated. This document has also been reformatted for use on the web.

Pages 2-3	New Ordering Information included.
Page 6	New block diagram drawn.
Page 7	New 132-pin assignment diagram drawn.
Page 8	New 144-pin assignment diagram drawn.
Page 9	New address map drawn.
Pages 10-14	Added Signal Description section.
Pages 15-47	Expanded and revised SIM section. Made all register diagrams and bit mnemonics consistent. Incorporated new information concerning the system clock, resets, interrupts, and chip-selects circuits.
Page 48-56	Expanded and revised CPU section. Made all register diagrams and bit mnemon- ics consistent. Revised instruction set summary information.
Page 57-70	Expanded and revised TPU section. Made all register diagrams and bit mnemonics consistent. Revised time functions information to include both MC68332A and MC68332G microcode ROM applications.
Page 71-92	Expanded and revised QSM section. Made all register diagrams and bit mnemon- ics consistent. Added information concerning SPI and SCI operation.
Page 93-95	Revised Standby RAM with TPU Emulation RAM section. Made all register dia- grams and bit mnemonics consistent.