
# E·XFL

### Intel - EP4CE10E22A7N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	645
Number of Logic Elements/Cells	10320
Total RAM Bits	423936
Number of I/O	91
Number of Gates	-
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 125°C (TJ)
Package / Case	144-LQFP Exposed Pad
Supplier Device Package	144-EQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4ce10e22a7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for 65% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 65/10ths of a year.

Symbol	Parameter	Condition (V)	Overshoot Duration as % of High Time	Unit
		V <sub>1</sub> = 4.20	100	%
		V <sub>1</sub> = 4.25	98	%
	V <sub>1</sub> = 4.30 65	65	%	
		V <sub>1</sub> = 4.35 43	%	
Vi	AC Input Voltage	$V_1 = 4.40$	29	%
	Voltago	$V_1 = 4.45$	20	%
		$V_1 = 4.50$	13	%
		V <sub>1</sub> = 4.55	9	%
		$V_1 = 4.60$	6	%

Table 1–2. Maximum Allowed Overshoot During Transitions over a 10-Year Time Frame for Cyclone IV Devices

Figure 1–1 shows the methodology to determine the overshoot duration. The overshoot voltage is shown in red and is present on the input pin of the Cyclone IV device at over 4.3 V but below 4.4 V. From Table 1–2, for an overshoot of 4.3 V, the percentage of high time for the overshoot can be as high as 65% over a 10-year period. Percentage of high time is calculated as ([delta T]/T) × 100. This 10-year period assumes that the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal. For lower I/O toggle rates and situations in which the device is in an idle state, lifetimes are increased.





# **DC Characteristics**

This section lists the I/O leakage current, pin capacitance, on-chip termination (OCT) tolerance, and bus hold specifications for Cyclone IV devices.

# **Supply Current**

The device supply current requirement is the minimum current drawn from the power supply pins that can be used as a reference for power size planning. Use the Excel-based early power estimator (EPE) to get the supply current estimates for your design because these currents vary greatly with the resources used. Table 1–6 lists the I/O pin leakage current for Cyclone IV devices.

Table 1–6. I/O Pin Leakage Current for Cyclone IV Devices (1), (2)

Symbol	Parameter	Conditions	Device	Min	Тур	Max	Unit
I <sub>I</sub>	Input pin leakage current	$V_{I} = 0 V \text{ to } V_{CCIOMAX}$	_	-10	_	10	μA
I <sub>OZ</sub>	Tristated I/O pin leakage current	$V_0 = 0 V$ to $V_{CCIOMAX}$		-10		10	μΑ

Notes to Table 1-6:

(1) This value is specified for normal device operation. The value varies during device power-up. This applies for all V<sub>CCI0</sub> settings (3.3, 3.0, 2.5, 1.8, 1.5, and 1.2 V).

(2) The 10  $\mu$ A I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be observed when the diode is on.

### **Bus Hold**

The bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 1–7 lists bus hold specifications for Cyclone IV devices.

 Table 1–7. Bus Hold Parameter for Cyclone IV Devices (Part 1 of 2)<sup>(1)</sup>

		V <sub>CCI0</sub> (V)												
Parameter	Condition	1	.2	1	.5	1	.8	2	.5	3	.0	3	.3	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus hold low, sustaining current	V <sub>IN</sub> > V <sub>IL</sub> (maximum)	8	_	12	_	30	_	50	_	70	_	70	_	μА
Bus hold high, sustaining current	V <sub>IN</sub> < V <sub>IL</sub> (minimum)	-8	_	-12	_	-30		-50	_	-70	_	-70	_	μΑ
Bus hold low, overdrive current	$0 V < V_{\rm IN} < V_{\rm CCI0}$	_	125		175	_	200	_	300		500		500	μА
Bus hold high, overdrive current	0 V < V <sub>IN</sub> < V <sub>CCIO</sub>	_	-125	_	-175		-200		-300		-500		-500	μА

Parameter			V <sub>CCI0</sub> (V)											
	Condition	1.2		1.5		1.8		2.5		3.0		3.3		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus hold trip point	—	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

Table 1–7. Bus Hold Parameter for Cyclone IV Devices (Part 2 of 2)<sup>(1)</sup>

Note to Table 1-7:

(1) Bus hold trip points are based on the calculated input voltages from the JEDEC standard.

# **OCT Specifications**

Table 1–8 lists the variation of OCT without calibration across process, temperature, and voltage (PVT).

		Resistance	e Tolerance	
Description	V <sub>CCIO</sub> (V)	Commercial Maximum	Industrial, Extended industrial, and Automotive Maximum	Unit
	3.0	±30	±40	%
	2.5	±30	±40	%
Series OCT without calibration	1.8	±40	±50	%
	1.5	±50	±50	%
	1.2	±50	±50	%

OCT calibration is automatically performed at device power-up for OCT-enabled I/Os.

Table 1–9 lists the OCT calibration accuracy at device power-up.

		Calibratio	n Accuracy	
Description	V <sub>CCIO</sub> (V)	Commercial Maximum	Industrial, Extended industrial, and Automotive Maximum	Unit
Series OCT with	3.0	±10	±10	%
	2.5	±10	±10	%
calibration at device	1.8	±10	±10	%
power-up	1.5	±10	±10	%
	1.2	±10	±10	%

# Internal Weak Pull-Up and Weak Pull-Down Resistor

Table 1–12 lists the weak pull-up and pull-down resistor values for Cyclone IV devices.

Table 1–12. Internal Weak Pull-Up and Weak Pull-Down Resistor Values for Cyclone IV Devices <sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		$V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (2), (3)	7	25	41	kΩ
	Value of the I/O pin pull-up resistor	$V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (2), (3)	7	28	47	kΩ
R	before and during configuration, as	$V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (2), (3)	8	35	61	kΩ
R_pu	well as user mode if you enable the	$V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (2), (3)	10	57	108	kΩ
	programmable pull-up resistor option	grammable pull-up resistor option $V_{CCI0} = 1.5 \text{ V} \pm 5\%$ (2), (3) 13	82	163	kΩ	
		$V_{CCIO} = 1.2 \text{ V} \pm 5\%$ (2), (3)	19	143	41 47 61 108	kΩ
		$V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (4)	6	19	30	kΩ
		22	36	kΩ		
$R_{PD}$		$V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (4)	6	25	43	kΩ
		$V_{CCIO} = 1.8 V \pm 5\%$ (4)	7	35	41           47           61           108           163           351           30           36           43           71	kΩ
		$V_{CCIO} = 1.5 V \pm 5\%$ (4)	8	50		kΩ

#### Notes to Table 1–12:

- (1) All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK.
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .
- $\begin{array}{ll} \text{(3)} & \text{R}_{_{PU}} = (\text{V}_{\text{CCI0}} \text{V}_{\text{I}})/\text{I}_{\text{R}_{_{PU}}} \\ & \text{Minimum condition: } -40^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} + 5\%, \ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 5\% 50 \ \text{mV}; \\ & \text{Typical condition: } 25^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}}, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = 10^{\circ}\text{C}; \ \text{V}_{\text{CO}} = 10^{\circ$
- $\begin{array}{ll} (4) & R_{\_PD} = V_I/I_{R\_PD} \\ & \text{Minimum condition:} -40^{\circ}\text{C}; \ V_{CCIO} = V_{CC} + 5\%, \ V_I = 50 \ \text{mV}; \\ & \text{Typical condition:} \ 25^{\circ}\text{C}; \ V_{CCIO} = V_{CC}, \ V_I = V_{CC} 5\%; \\ & \text{Maximum condition:} \ 100^{\circ}\text{C}; \ V_{CCIO} = V_{CC} 5\%, \ V_I = V_{CC} 5\%; \ \text{in which } V_I \ \text{refers to the input voltage at the I/O pin.} \end{array}$

# Hot-Socketing

Table 1–13 lists the hot-socketing specifications for Cyclone IV devices.

Table 1–13. Hot-Socketing Specifications for Cyclone IV Devices

Symbol	Parameter	Maximum
I <sub>IOPIN(DC)</sub>	DC current per I/O pin	300 μA
I <sub>IOPIN(AC)</sub>	AC current per I/O pin	8 mA <i>(1)</i>
I <sub>XCVRTX(DC)</sub>	DC current per transceiver TX pin	100 mA
I <sub>XCVRRX(DC)</sub>	DC current per transceiver RX pin	50 mA

Note to Table 1-13:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |IIOPIN| = C dv/dt, in which C is the I/O pin capacitance and dv/dt is the slew rate.

During hot-socketing, the I/O pin capacitance is less than 15 pF and the clock pin capacitance is less than 20 pF.

# **Schmitt Trigger Input**

Cyclone IV devices support Schmitt trigger input on the TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF\_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signals with slow edge rate. Table 1–14 lists the hysteresis specifications across the supported V<sub>CCIO</sub> range for Schmitt trigger inputs in Cyclone IV devices.

 Table 1–14.
 Hysteresis Specifications for Schmitt Trigger Input in Cyclone IV Devices

Symbol	Parameter	Conditions (V)	Minimum	Unit
		V <sub>CCI0</sub> = 3.3	200	mV
V	Hysteresis for Schmitt trigger	V <sub>CCI0</sub> = 2.5	200	mV
V <sub>SCHMITT</sub>	input	V <sub>CCI0</sub> = 1.8	140	mV
		V <sub>CCI0</sub> = 1.5	110	mV

# I/O Standard Specifications

The following tables list input voltage sensitivities ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ), for various I/O standards supported by Cyclone IV devices. Table 1–15 through Table 1–20 provide the I/O standard specifications for Cyclone IV devices.

1/0 Standard		V <sub>ccio</sub> (V		V	<sub>IL</sub> (V)	V	/ <sub>IH</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub>	I <sub>OH</sub>
I/O Standard	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mA) (4)	(mA) (4)
3.3-V LVTTL <i>(3)</i>	3.135	3.3	3.465	—	0.8	1.7	3.6	0.45	2.4	4	-4
3.3-V LVCMOS (3)	3.135	3.3	3.465		0.8	1.7	3.6	0.2	V <sub>CCI0</sub> - 0.2	2	-2
3.0-V LVTTL (3)	2.85	3.0	3.15	-0.3	0.8	1.7	V <sub>CCI0</sub> + 0.3	0.45	2.4	4	-4
3.0-V LVCMOS (3)	2.85	3.0	3.15	-0.3	0.8	1.7	V <sub>CCI0</sub> + 0.3	0.2	$V_{CC10} - 0.2$	0.1	-0.1
2.5 V <sup>(3)</sup>	2.375	2.5	2.625	-0.3	0.7	1.7	V <sub>CCI0</sub> + 0.3	0.4	2.0	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 x V <sub>CCI0</sub>	0.65 x V <sub>CCI0</sub>	2.25	0.45	V <sub>CCI0</sub> – 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 x V <sub>CCI0</sub>	0.65 x V <sub>CCI0</sub>	V <sub>CCI0</sub> + 0.3	0.25 x V <sub>CCIO</sub>	0.75 x V <sub>CCIO</sub>	2	-2
1.2 V	1.14	1.2	1.26	-0.3	0.35 x V <sub>CCI0</sub>	0.65 x V <sub>CCI0</sub>	V <sub>CCI0</sub> + 0.3	0.25 x V <sub>CCIO</sub>	0.75 x V <sub>CCIO</sub>	2	-2
3.0-V PCI	2.85	3.0	3.15		0.3 x V <sub>CCIO</sub>	0.5 x V <sub>CCIO</sub>	V <sub>CCI0</sub> + 0.3	0.1 x V <sub>CCIO</sub>	0.9 x V <sub>CCIO</sub>	1.5	-0.5
3.0-V PCI-X	2.85	3.0	3.15	_	0.35 x V <sub>CCI0</sub>	0.5 x V <sub>CCI0</sub>	V <sub>CCI0</sub> + 0.3	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$	1.5	-0.5

Table 1–15. Single-Ended I/O Standard Specifications for Cyclone IV Devices (1), (2)

#### Notes to Table 1–15:

(1) For voltage-referenced receiver input waveform and explanation of terms used in Table 1–15, refer to "Glossary" on page 1–37.

(2) AC load CL = 10 pF

(3) For more information about interfacing Cyclone IV devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O standards, refer to AN 447: Interfacing Cyclone III and Cyclone IV Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.

(4) To meet the loL and loH specifications, you must set the current strength settings accordingly. For example, to meet the **3.3-V LVTTL** specification (4 mA), set the current strength settings to 4 mA or higher. Setting at lower current strength may not meet the loL and loH specifications in the handbook.

• For more information about receiver input and transmitter output waveforms, and for other differential I/O standards, refer to the *I/O Features in Cyclone IV Devices* chapter.

Table 1–18. Differential SSTL I/O Standard Specifications for Cyclone IV Devices (1)

I/O Standard	v	V <sub>CCIO</sub> (V	)	<b>V<sub>Swing</sub></b>	<sub>I(DC)</sub> (V)	V <sub>X(</sub> ,	<sub>AC)</sub> (V)		V <sub>Swi</sub>	ng(AC) <b>/)</b>	V <sub>ox(AC)</sub> (V		
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max	Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.36	V <sub>CCIO</sub>	$V_{CCIO}/2 - 0.2$	_	V <sub>CCI0</sub> /2 + 0.2	0.7	V <sub>CCI</sub> 0	V <sub>CCIO</sub> /2 – 0.125		V <sub>CCI0</sub> /2 + 0.125
SSTL-18 Class I, II	1.7	1.8	1.90	0.25	V <sub>CCIO</sub>	V <sub>CCIO</sub> /2 – 0.175	_	V <sub>CCI0</sub> /2 + 0.175	0.5	V <sub>CCI</sub> 0	V <sub>CCIO</sub> /2 – 0.125	_	V <sub>CCI0</sub> /2 + 0.125

Note to Table 1–18:

(1) Differential SSTL requires a V<sub>REF</sub> input.

Table 1–19. Differential HSTL I/O Standard Specifications for Cyclone IV Devices <sup>(1)</sup>

	V <sub>CCIO</sub> (V)		)	V <sub>DIF(DC)</sub> (V)		V <sub>X(AC)</sub> (V)			V	V)	V <sub>DIF(AC)</sub> (V)		
I/O Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Mi n	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.85	—	0.95	0.85	—	0.95	0.4	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.71	_	0.79	0.71	_	0.79	0.4	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>CCIO</sub>	$0.48 \times V_{CCIO}$	_	0.52 x V <sub>CCI0</sub>	0.48 x V <sub>CCIO</sub>	_	0.52 x V <sub>CCI0</sub>	0.3	0.48 x V <sub>CCI0</sub>

Note to Table 1-19:

(1) Differential HSTL requires a V<sub>REF</sub> input.

 Table 1–20. Differential I/O Standard Specifications for Cyclone IV Devices <sup>(1)</sup> (Part 1 of 2)

I/O Standard		V <sub>CCIO</sub> (V)		V <sub>ID</sub> (mV)		V <sub>ICM</sub> (V) <i>(2)</i>			V <sub>0D</sub> (mV) <sup>(3)</sup>			V <sub>0S</sub> (V) <sup>(3)</sup>		
i/U Stalluaru	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
						0.05	$D_{MAX} \leq 500 \; Mbps$	1.80						
LVPECL (Row I/Os) (6)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \text{ Mbps} \leq \text{ D}_{\text{MAX}} \\ \leq 700 \text{ Mbps} \end{array}$	1.80	_	—	_	—	—	_
						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						
						0.05	$D_{MAX} \leq ~500~Mbps$	1.80						
LVPECL (Column I/Os) <i>(6)</i>	2.375	2.5	2.625	100		0.55	$\begin{array}{l} 500 \text{ Mbps} \leq \text{D}_{\text{MAX}} \\ \leq 700 \text{ Mbps} \end{array}$	1.80	_	—	_	_	_	_
1/03/						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						
						0.05	$D_{MAX} \leq  500 \; Mbps$	1.80						
LVDS (Row I/Os)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \text{ Mbps} \leq \text{D}_{\text{MAX}} \\ \leq \ 700 \text{ Mbps} \end{array}$	1.80	247	—	600	1.125	1.25	1.375
						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						

# **Power Consumption**

Use the following methods to estimate power for a design:

- the Excel-based EPE
- the Quartus<sup>®</sup> II PowerPlay power analyzer feature

The interactive Excel-based EPE is used prior to designing the device to get a magnitude estimate of the device power. The Quartus II PowerPlay power analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay power analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, combined with detailed circuit models, can yield very accurate power estimates.

**To** For more information about power estimation tools, refer to the *Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

# **Switching Characteristics**

This section provides performance characteristics of Cyclone IV core and periphery blocks for commercial grade devices.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The upper-right hand corner of these tables show the designation as "Preliminary".
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

Symbol/	Oggelitions		<b>C6</b>			C7, I7			<b>C</b> 8		11
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Receiver					•	•		•	•		
Supported I/O Standards	1.4 V PCML, 1.5 V PCML, 2.5 V PCML, LVPECL, LVDS										
Data rate (F324 and smaller package) <sup>(15)</sup>	_	600	_	2500	600	_	2500	600	_	2500	Mbps
Data rate (F484 and larger package) <sup>(15)</sup>	—	600	_	3125	600	_	3125	600	_	2500	Mbps
Absolute V <sub>MAX</sub> for a receiver pin <i>(3)</i>	—	_	_	1.6	_	_	1.6	_	_	1.6	V
Operational V <sub>MAX</sub> for a receiver pin	—	_	_	1.5	_	_	1.5	_	_	1.5	V
Absolute V <sub>MIN</sub> for a receiver pin	_	-0.4	_	_	-0.4	_	_	-0.4	_	_	V
Peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p)	V <sub>ICM</sub> = 0.82 V setting, Data Rate = 600 Mbps to 3.125 Gbps	0.1	_	2.7	0.1	_	2.7	0.1	_	2.7	V
V <sub>ICM</sub>	V <sub>ICM</sub> = 0.82 V setting	_	820 ± 10%	_	_	820 ± 10%	_	_	820 ± 10%	_	mV
Differential on-chip	100– $\Omega$ setting		100	—	_	100		—	100	—	Ω
termination resistors	150– $\Omega$ setting	_	150	_	_	150		_	150	—	Ω
Differential and common mode return loss	PIPE, Serial Rapid I/O SR, SATA, CPRI LV, SDI, XAUI					Compliant	Ľ				_
Programmable ppm detector <sup>(4)</sup>	—				± 62.5	, 100, 128 250, 300					ppm
Clock data recovery (CDR) ppm tolerance (without spread-spectrum clocking enabled)				±300 <i>(5)</i> , ±350 <i>(6)</i> , <i>(7)</i>			±300 (5), ±350 (6), (7)		_	±300 (5), ±350 (6), (7)	ppm
CDR ppm tolerance (with synchronous spread-spectrum clocking enabled) <sup>(8)</sup>	_	_		350 to 5350 (7), (9)	_		350 to 5350 (7), (9)	_		350 to 5350 (7), (9)	ppm
Run length	—		80		—	80	_	—	80		UI
	No Equalization		_	1.5	—	_	1.5	—	_	1.5	dB
Programmable	Medium Low		_	4.5	_	_	4.5	_		4.5	dB
equalization	Medium High		_	5.5	—	_	5.5	—	_	5.5	dB
	High	<b>—</b>		7	-	_	7	-	_	7	dB

Table 1–21.	Transceiver S	necification fo	r Cyclone	IV GX Devices	(Part 2 of 4)
	Inalisourior o	poontioution to		11 UN DU11003	(1 41 ( 2 01 4)

### Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 4 of 4)

Symbol/	Conditions		C6		C7, I7				Unit		
Description	Conultions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIIIL
PLD-Transceiver Inte	rface										
Interface speed (F324 and smaller package)	_	25	_	125	25	_	125	25	_	125	MHz
Interface speed (F484 and larger package)	_	25	_	156.25	25	_	156.25	25	_	156.25	MHz
Digital reset pulse width	_		•	•	Minimu	m is 2 pa	rallel clock	cycles	•		

#### Notes to Table 1–21:

(1) This specification is valid for transmitter output jitter specification with a maximum total jitter value of 112 ps, typically for 3.125 Gbps SRIO and XAUI protocols.

(2) The minimum reconfig\_clk frequency is 2.5 MHz if the transceiver channel is configured in **Transmitter Only** mode. The minimum reconfig\_clk frequency is 37.5 MHz if the transceiver channel is configured in **Receiver Only** or **Receiver and Transmitter** mode.

- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The rate matcher supports only up to ±300 parts per million (ppm).
- (5) Supported for the F169 and F324 device packages only.
- (6) Supported for the F484, F672, and F896 device packages only. Pending device characterization.
- (7) To support CDR ppm tolerance greater than ±300 ppm, implement ppm detector in user logic and configure CDR to Manual Lock Mode.
- (8) Asynchronous spread-spectrum clocking is not supported.
- (9) For the EP4CGX30 (F484 package only), EP4CGX50, and EP4CGX75 devices, the CDR ppl tolerance is ±200 ppm.
- (10) Time taken until pll\_locked goes high after pll\_powerdown deasserts.
- (11) Time that the CDR must be kept in lock-to-reference mode after rx\_analogreset deasserts and before rx\_locktodata is asserted in manual mode.

(12) Time taken to recover valid data after the rx\_locktodata signal is asserted in manual mode (Figure 1–2), or after rx\_freqlocked signal goes high in automatic mode (Figure 1–3).

(13) Time taken to recover valid data after the rx\_locktodata signal is asserted in manual mode.

- (14) Time taken to recover valid data after the  $rx\_freqlocked$  signal goes high in automatic mode.
- (15) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

Table 1–23 lists the Cyclone IV GX transceiver block AC specifications.

Symbol/	0		C6			C7, 17	7				
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
PCIe Transmit Jitter Gene	ration <sup>(3)</sup>	-		<u>.</u>	-		<u>.</u>			<u>.</u>	
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern	_	_	0.25	_	_	0.25	_	_	0.25	UI
PCIe Receiver Jitter Toler	ance <sup>(3)</sup>	•						•	•		•
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern		> 0.6	6		> 0.6	;		> 0.6	;	UI
GIGE Transmit Jitter Gene	ration <sup>(4)</sup>	•						•			•
Deterministic jitter	Pattern = CRPAT			0.14			0.14			0.14	UI
(peak-to-peak)	Falleni = UNFAI			0.14		_	0.14	_	_	0.14	01
Total jitter (peak-to-peak)	Pattern = CRPAT	—		0.279	_		0.279			0.279	UI
GIGE Receiver Jitter Toler	ance <sup>(4)</sup>										
Deterministic jitter tolerance (peak-to-peak)	Pattern = CJPAT		> 0.4	ļ		> 0.4			> 0.4		UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Pattern = CJPAT		> 0.6	6		> 0.66	6		> 0.6	6	UI

### Table 1–23. Transceiver Block AC Specification for Cyclone IV GX Devices (1), (2)

Notes to Table 1-23:

(1) Dedicated refclk pins were used to drive the input reference clocks.

(2) The jitter numbers specified are valid for the stated conditions only.

(3) The jitter numbers for PIPE are compliant to the PCIe Base Specification 2.0.

(4) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.

# **Core Performance Specifications**

The following sections describe the clock tree specifications, PLLs, embedded multiplier, memory block, and configuration specifications for Cyclone IV Devices.

# **Clock Tree Specifications**

Table 1–24 lists the clock tree specifications for Cyclone IV devices.

 Table 1–24. Clock Tree Performance for Cyclone IV Devices (Part 1 of 2)

Device	Performance												
Device	C6	C7	C8	C8L <sup>(1)</sup>	C9L <sup>(1)</sup>	17	18L <sup>(1)</sup>	A7	Unit				
EP4CE6	500	437.5	402	362	265	437.5	362	402	MHz				
EP4CE10	500	437.5	402	362	265	437.5	362	402	MHz				
EP4CE15	500	437.5	402	362	265	437.5	362	402	MHz				
EP4CE22	500	437.5	402	362	265	437.5	362	402	MHz				
EP4CE30	500	437.5	402	362	265	437.5	362	402	MHz				
EP4CE40	500	437.5	402	362	265	437.5	362	402	MHz				

# **Embedded Multiplier Specifications**

Table 1–26 lists the embedded multiplier specifications for Cyclone IV devices.

### Table 1–26. Embedded Multiplier Specifications for Cyclone IV Devices

Mode	<b>Resources Used</b>		I	Performance	)		Unit
Mode	Number of Multipliers	C6	C7, I7, A7	C8	C8L, 18L	C9L	Unit
9 × 9-bit multiplier	1	340	300	260	240	175	MHz
18 × 18-bit multiplier	1	287	250	200	185	135	MHz

# **Memory Block Specifications**

Table 1–27 lists the M9K memory block specifications for Cyclone IV devices.

#### Table 1–27. Memory Block Performance Specifications for Cyclone IV Devices

		Resou	rces Used						
Memory	Mode	LEs	M9K Memory	C6	C7, I7, A7	C8	C8L, 18L	C9L	Unit
	FIFO 256 × 36	47	1	315	274	238	200	157	MHz
M9K Block	Single-port 256 × 36	0	1	315	274	238	200	157	MHz
WISK DIUCK	Simple dual-port 256 × 36 CLK	0	1	315	274	238	200	157	MHz
	True dual port 512 × 18 single CLK	0	1	315	274	238	200	157	MHz

### **Configuration and JTAG Specifications**

Table 1–28 lists the configuration mode specifications for Cyclone IV devices.

#### Table 1–28. Passive Configuration Mode Specifications for Cyclone IV Devices (1)

Programming Mode	V <sub>CCINT</sub> Voltage Level (V)	DCLK f <sub>max</sub>	Unit
Passive Serial (PS)	1.0 <i>(3</i> )	66	MHz
rassive Sellai (rS)	1.2	133	MHz
Fast Passive Parallel (FPP) (2)	1.0 <i>(3)</i>	66	MHz
	1.2 (4)	100	MHz

#### Notes to Table 1-28:

- (1) For more information about PS and FPP configuration timing parameters, refer to the *Configuration and Remote System Upgrades in Cyclone IV Devices* chapter.
- (2) FPP configuration mode supports all Cyclone IV E devices (except for E144 package devices) and EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 only.
- (3) V<sub>CCINT</sub> = 1.0 V is only supported for Cyclone IV E 1.0 V core voltage devices.
- (4) Cyclone IV E devices support 1.2 V V<sub>CCINT</sub>. Cyclone IV E 1.2 V core voltage devices support 133 MHz DCLK f<sub>MAX</sub> for EP4CE6, EP4CE10, EP4CE15, EP4CE22, EP4CE30, and EP4CE40 only.

Symbol	aeboM	Modes		<b>C6</b>		C7, I7		C8, A7		C8L, 18L		C9L		Unit			
Symbol	modes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIIIL
t <sub>LOCK</sub> (3)				1	—	—	1	—	_	1		—	1			1	ms

#### Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices <sup>(1), (2), (4)</sup> (Part 2 of 2)

Notes to Table 1-31:

(1) Applicable for true RSDS and emulated RSDS\_E\_3R transmitter.

(2) Cyclone IV E devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated RSDS transmitter is supported at the output pin of all I/O Banks. Cyclone IV GX devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the

pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
(3) t<sub>LOCK</sub> is the time required for the PLL to lock from the end-of-device configuration.

(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Gumbal	Madas		C6			C7, 17	,		C8, A7	7	(	C8L, 18	SL	C9L			Unit
Symbol	Modes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UNIT
	×10	5	—	85	5	—	85	5		85	5		85	5	—	72.5	MHz
	×8	5		85	5		85	5	-	85	5	_	85	5	—	72.5	MHz
f <sub>HSCLK</sub> (input clock	×7	5	—	85	5	_	85	5	_	85	5	_	85	5	—	72.5	MHz
frequency)	×4	5		85	5		85	5	_	85	5	_	85	5	—	72.5	MHz
,	×2	5	_	85	5	_	85	5		85	5		85	5	_	72.5	MHz
	×1	5	_	170	5	_	170	5	_	170	5	_	170	5	—	145	MHz
	×10	100		170	100		170	100	_	170	100	_	170	100	—	145	Mbps
	×8	80	_	170	80		170	80	_	170	80	_	170	80	—	145	Mbps
Device operation in	×7	70	_	170	70		170	70	_	170	70	_	170	70	—	145	Mbps
Mbps	×4	40	—	170	40	_	170	40	_	170	40	_	170	40	—	145	Mbps
	×2	20	_	170	20		170	20	_	170	20	_	170	20	—	145	Mbps
	×1	10	_	170	10	_	170	10	_	170	10	_	170	10	—	145	Mbps
t <sub>DUTY</sub>	—	45	_	55	45	-	55	45	_	55	45	_	55	45	—	55	%
TCCS	—	—	_	200	_		200	_	_	200	_	_	200	_	—	200	ps
Output jitter (peak to peak)	_	_	_	500	_	_	500	_	_	550	_	_	600	_		700	ps
	20-80%,																
t <sub>RISE</sub>	C <sub>LOAD</sub> = 5 pF	-	500		_	500		_	500		_	500		_	500	—	ps
t <sub>FALL</sub>	20 - 80%, C <sub>LOAD</sub> =	_	500	_	_	500	_	_	500	_	_	500	_	_	500		ps
	5 pF																

Table 1–32. Emulated RSDS\_E\_1R Transmitter Timing Specifications for Cyclone IV Devices <sup>(1), (3)</sup> (Part 1 of 2)

Gumbal	Madaa	C	6	<b>C</b> 7	, 17	<b>C</b> 8,	, A7	C8L	, 18L	C9L		11
Symbol	Modes	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	×10	5	420	5	370	5	320	5	320	5	250	MHz
	×8	5	420	5	370	5	320	5	320	5	250	MHz
f <sub>HSCLK</sub> (input	×7	5	420	5	370	5	320	5	320	5	250	MHz
clock frequency)	×4	5	420	5	370	5	320	5	320	5	250	MHz
	×2	5	420	5	370	5	320	5	320	5	250	MHz
	×1	5	420	5	402.5	5	402.5	5	362	5	265	MHz
	×10	100	840	100	740	100	640	100	640	100	500	Mbps
	×8	80	840	80	740	80	640	80	640	80	500	Mbps
	×7	70	840	70	740	70	640	70	640	70	500	Mbps
HSIODR	×4	40	840	40	740	40	640	40	640	40	500	Mbps
	×2	20	840	20	740	20	640	20	640	20	500	Mbps
	×1	10	420	10	402.5	10	402.5	10	362	10	265	Mbps
t <sub>DUTY</sub>	—	45	55	45	55	45	55	45	55	45	55	%
TCCS	—	_	200	_	200	—	200		200	—	200	ps
Output jitter (peak to peak)	_	_	500	_	500	_	550		600	_	700	ps
t <sub>LOCK</sub> (2)	—	—	1	—	1		1	—	1	—	1	ms

Table 1–34. True LVDS Transmitter Timing Specifications for Cyclone IV Devices <sup>(1), (3)</sup>

Notes to Table 1-34:

(1) Cyclone IV E—true LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Cyclone IV GX—true LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6.

(2)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices <sup>(1), (3)</sup> (Part 1 of 2)

Gumbal	Madaa	C	6	C7,	, 17	C8,	A7	C8L, I8L		C9L		Unit
Symbol	Modes	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	×10	5	320	5	320	5	275	5	275	5	250	MHz
	×8	5	320	5	320	5	275	5	275	5	250	MHz
f <sub>HSCLK</sub> (input clock	×7	5	320	5	320	5	275	5	275	5	250	MHz
frequency)	×4	5	320	5	320	5	275	5	275	5	250	MHz
1 37	×2	5	320	5	320	5	275	5	275	5	250	MHz
	×1	5	402.5	5	402.5	5	402.5	5	362	5	265	MHz
	×10	100	640	100	640	100	550	100	550	100	500	Mbps
	×8	80	640	80	640	80	550	80	550	80	500	Mbps
	×7	70	640	70	640	70	550	70	550	70	500	Mbps
HSIODR	×4	40	640	40	640	40	550	40	550	40	500	Mbps
	×2	20	640	20	640	20	550	20	550	20	500	Mbps
	×1	10	402.5	10	402.5	10	402.5	10	362	10	265	Mbps

Symbol	Madaa	C	6	C7,	, 17	C8,	A7	C8L,	, 18L	C	9L	Unit
Symbol	Modes	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>DUTY</sub>	—	45	55	45	55	45	55	45	55	45	55	%
TCCS	—	_	200	—	200	_	200	_	200	_	200	ps
Output jitter (peak to peak)	_		500	_	500	_	550	_	600	_	700	ps
t <sub>LOCK</sub> (2)	_		1	_	1		1	_	1	_	1	ms

### Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices <sup>(1), (3)</sup> (Part 2 of 2)

#### Notes to Table 1-35:

(1) Cyclone IV E—emulated LVDS transmitter is supported at the output pin of all I/O Banks.

Cyclone IV GX—emulated LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.

(2)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Gumbal	Madaa	C	6	C7,	, 17	C8,	A7	C8L	, 18L	C	)L	11
Symbol	Modes	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	×10	10	437.5	10	370	10	320	10	320	10	250	MHz
	×8	10	437.5	10	370	10	320	10	320	10	250	MHz
f <sub>HSCLK</sub> (input clock	×7	10	437.5	10	370	10	320	10	320	10	250	MHz
frequency)	×4	10	437.5	10	370	10	320	10	320	10	250	MHz
, ,,	×2	10	437.5	10	370	10	320	10	320	10	250	MHz
	×1	10	437.5	10	402.5	10	402.5	10	362	10	265	MHz
	×10	100	875	100	740	100	640	100	640	100	500	Mbps
	×8	80	875	80	740	80	640	80	640	80	500	Mbps
HSIODR	×7	70	875	70	740	70	640	70	640	70	500	Mbps
HOIDDN	×4	40	875	40	740	40	640	40	640	40	500	Mbps
	×2	20	875	20	740	20	640	20	640	20	500	Mbps
	×1	10	437.5	10	402.5	10	402.5	10	362	10	265	Mbps
SW	—	_	400	_	400	_	400	_	550	—	640	ps
Input jitter tolerance	_	_	500	_	500	_	550	_	600	_	700	ps
t <sub>LOCK</sub> (2)	—	—	1	—	1	—	1	—	1	—	1	ms

Table 1–36. LVDS Receiver Timing Specifications for Cyclone IV Devices (1), (3)

#### Notes to Table 1-36:

(1) Cyclone IV E—LVDS receiver is supported at all I/O Banks.

Cyclone IV GX—LVDS receiver is supported at I/O Banks 3, 4, 5, 6, 7, 8, and 9.

(2)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

### **External Memory Interface Specifications**

The external memory interfaces for Cyclone IV devices are auto-calibrating and easy to implement.

• For more information about the supported maximum clock rate, device and pin planning, IP implementation, and device termination, refer to *Section III: System Performance Specifications* of the *External Memory Interface Handbook*.

Table 1–37 lists the memory output clock jitter specifications for Cyclone IV devices.

Table 1–37. Memory Output Clock Jitter Specifications for Cyclone IV Devices (1), (2)

Parameter	Symbol	Min	Max	Unit
Clock period jitter	t <sub>JIT(per)</sub>	-125	125	ps
Cycle-to-cycle period jitter	t <sub>JIT(cc)</sub>	-200	200	ps
Duty cycle jitter	t <sub>JIT(duty)</sub>	-150	150	ps

#### Notes to Table 1-37:

(1) Memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2 standard.

(2) The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL output routed on a global clock (GCLK) network.

# **Duty Cycle Distortion Specifications**

Table 1–38 lists the worst case duty cycle distortion for Cyclone IV devices.

Table 1–38. Duty Cycle Distortion on Cyclone IV Devices I/O Pins (1), (2), (3)

Symbol	C6		C7, I7		C8, I8	BL, A7	C	Unit	
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	UIIIL
Output Duty Cycle	45	55	45	55	45	55	45	55	%

Notes to Table 1-38:

(1) The duty cycle distortion specification applies to clock outputs from the PLLs, global clock tree, and IOE driving the dedicated and general purpose I/O pins.

(2) Cyclone IV devices meet the specified duty cycle distortion at the maximum output toggle rate for each combination of I/O standard and current strength.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

# **OCT Calibration Timing Specification**

Table 1–39 lists the duration of calibration for series OCT with calibration at device power-up for Cyclone IV devices.

# Table 1–39. Timing Specification for Series OCT with Calibration at Device Power-Up for Cyclone IV Devices $^{(1)}$

Symbol	Description	Maximum	Units	
t <sub>octcal</sub>	Duration of series OCT with calibration at device power-up	20	μs	

#### Note to Table 1-39:

(1) OCT calibration takes place after device configuration and before entering user mode.

# **IOE Programmable Delay**

Table 1–40 and Table 1–41 list the IOE programmable delay for Cyclone IV E 1.0 V core voltage devices.

		Number		Max Offset						
Parameter	Paths Affected	of	Min Offset	Fast (	Corner	S	Unit			
		Setting		C8L	18L	C8L	C9L	18L		
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	2.054	1.924	3.387	4.017	3.411	ns	
Input delay from pin to input register	Pad to I/O input register	8	0	2.010	1.875	3.341	4.252	3.367	ns	
Delay from output register to output pin	I/O output register to pad	2	0	0.641	0.631	1.111	1.377	1.124	ns	
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.971	0.931	1.684	2.298	1.684	ns	

Notes to Table 1-40:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

		Number	Min Offset	Max Offset					
Parameter	Paths Affected	of		Fast Corner		Slow Corner			Unit
		Setting		C8L	18L	C8L	C9L	18L	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	2.057	1.921	3.389	4.146	3.412	ns
Input delay from pin to input register	Pad to I/O input register	8	0	2.059	1.919	3.420	4.374	3.441	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.670	0.623	1.160	1.420	1.168	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.960	0.919	1.656	2.258	1.656	ns

Notes to Table 1-41:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

Table 1–42 and Table 1–43 list the IOE programmable delay for Cyclone IV E 1.2 V core voltage devices.

				Max Offset								
Parameter	Paths Affected	Number of	Min Offset	Fa	ast Corn	er	Slow Corner					Unit
	Anotica	Setting		C6	17	A7	C6	C7	C8	17	A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.211	1.211	2.177	2.340	2.433	2.388	2.508	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.307	1.203	1.203	2.19	2.387	2.540	2.430	2.545	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.437	0.402	0.402	0.747	0.820	0.880	0.834	0.873	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.693	0.665	0.665	1.200	1.379	1.532	1.393	1.441	ns

Notes to Table 1-42:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

		Number	Min Offset	Max Offset								
Parameter	Paths Affected	of		Fast Corner			Slow Corner					Unit
		Setting		C6	17	A7	C6	C7	C8	17	A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.209	1.209	2.201	2.386	2.510	2.429	2.548	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.312	1.207	1.207	2.202	2.402	2.558	2.447	2.557	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.458	0.419	0.419	0.783	0.861	0.924	0.875	0.915	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.686	0.657	0.657	1.185	1.360	1.506	1.376	1.422	ns

Table 1–43. IOE Programmable Delay on Row Pins for Cyclone IV E 1.2 V Core Voltage Devices (1), (2)

#### Notes to Table 1-43:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

# I/O Timing

Use the following methods to determine I/O timing:

- the Excel-based I/O Timing
- the Quartus II timing analyzer

The Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get a timing budget estimation as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.

The Excel-based I/O Timing spreadsheet is downloadable from Cyclone IV Devices Literature website.

# Glossary

Table 1–46 lists the glossary for this chapter.

Letter	Term	Definitions					
Α	—	—					
В	—	—					
C	—	—					
D	—	—					
E	—	_					
F	f <sub>HSCLK</sub>	High-speed I/O block: High-speed receiver/transmitter input and output clock frequency.					
G	GCLK	Input pin directly to Global Clock network.					
u	GCLK PLL	Input pin to Global Clock network through the PLL.					
Н	HSIODR	High-speed I/O block: Maximum/minimum LVDS data transfer rate (HSIODR = 1/TUI).					
I	Input Waveforms for the SSTL Differential I/O Standard	Vswing Vswing V <sub>IH</sub> V <sub>REF</sub> V <sub>IL</sub>					

Table 1-46. Glossary (Part 1 of 5)

### Table 1-46. Glossary (Part 5 of 5)

Letter	Term	Definitions
	V <sub>CM(DC)</sub>	DC common mode input voltage.
	V <sub>DIF(AC)</sub>	AC differential input voltage: The minimum AC input differential voltage required for switching.
	V <sub>DIF(DC)</sub>	DC differential input voltage: The minimum DC input differential voltage required for switching.
	V <sub>ICM</sub>	Input common mode voltage: The common mode of the differential signal at the receiver.
	V <sub>ID</sub>	Input differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	V <sub>IH</sub>	Voltage input high: The minimum positive voltage applied to the input that is accepted by the device as a logic high.
	V <sub>IH(AC)</sub>	High-level AC input voltage.
	V <sub>IH(DC)</sub>	High-level DC input voltage.
	V <sub>IL</sub>	Voltage input low: The maximum positive voltage applied to the input that is accepted by the device as a logic low.
	V <sub>IL (AC)</sub>	Low-level AC input voltage.
	V <sub>IL (DC)</sub>	Low-level DC input voltage.
	V <sub>IN</sub>	DC input voltage.
	V <sub>OCM</sub>	Output common mode voltage: The common mode of the differential signal at the transmitter.
V	V <sub>OD</sub>	Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. $V_{0D} = V_{0H} - V_{0L}$ .
	V <sub>OH</sub>	Voltage output high: The maximum positive voltage from an output that the device considers is accepted as the minimum positive high level.
	V <sub>OL</sub>	Voltage output low: The maximum positive voltage from an output that the device considers is accepted as the maximum positive low level.
	V <sub>os</sub>	Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$ .
	V <sub>OX (AC)</sub>	AC differential output cross point voltage: the voltage at which the differential output signals must cross.
	V <sub>REF</sub>	Reference voltage for the SSTL and HSTL I/O standards.
	V <sub>REF (AC)</sub>	AC input reference voltage for the SSTL and HSTL I/O standards. $V_{REF(AC)} = V_{REF(DC)} + noise$ . The peak-to-peak AC noise on $V_{REF}$ must not exceed 2% of $V_{REF(DC)}$ .
	V <sub>REF (DC)</sub>	DC input reference voltage for the SSTL and HSTL I/O standards.
	V <sub>SWING (AC)</sub>	AC differential input voltage: AC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.
	V <sub>SWING (DC)</sub>	DC differential input voltage: DC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.
	V <sub>TT</sub>	Termination voltage for the SSTL and HSTL I/O standards.
	V <sub>X (AC)</sub>	AC differential input cross point voltage: The voltage at which the differential input signals must cross.
W	—	_
X	—	_
Y	—	_
Z	—	_

# **Document Revision History**

Table 1–47 lists the revision history for this chapter.

Date	Version	Changes					
March 2016	2.0	Updated note (5) in Table 1–21 to remove support for the N148 package.					
Ostobor 2014	1.0	Updated maximum value for V <sub>CCD_PLL</sub> in Table 1–1.					
October 2014 1.9		Removed extended temperature note in Table 1–3.					
December 2013	1.8	Updated Table 1–21 by adding Note (15).					
May 2013	1.7	Updated Table 1–15 by adding Note (4).					
		■ Updated the maximum value for V <sub>I</sub> , V <sub>CCD_PLL</sub> , V <sub>CCI0</sub> , V <sub>CC_CLKIN</sub> , V <sub>CCH_GXB</sub> , and V <sub>CCA_GXB</sub> Table 1–1.					
		■ Updated Table 1–11 and Table 1–22.					
October 2012	1.6	<ul> <li>Updated Table 1–21 to include peak-to-peak differential input voltage for the Cyclone IV GX transceiver input reference clock.</li> </ul>					
		■ Updated Table 1–29 to include the typical DCLK value.					
		<ul> <li>Updated the minimum f<sub>HSCLK</sub> value in Table 1–31, Table 1–32, Table 1–33, Table 1–34, and Table 1–35.</li> </ul>					
		<ul> <li>Updated "Maximum Allowed Overshoot or Undershoot Voltage", "Operating Conditions", and "PLL Specifications" sections.</li> </ul>					
November 2011	1.5	■ Updated Table 1–2, Table 1–3, Table 1–4, Table 1–5, Table 1–8, Table 1–9, Table 1–15, Table 1–18, Table 1–19, and Table 1–21.					
		■ Updated Figure 1–1.					
		<ul> <li>Updated for the Quartus II software version 10.1 release.</li> </ul>					
December 2010	1.4	■ Updated Table 1–21 and Table 1–25.					
		<ul> <li>Minor text edits.</li> </ul>					
		Updated for the Quartus II software version 10.0 release:					
		■ Updated Table 1–3, Table 1–4, Table 1–21, Table 1–25, Table 1–28, Table 1–30, Table 1–40, Table 1–41, Table 1–42, Table 1–43, Table 1–44, and Table 1–45.					
July 2010	1.3	■ Updated Figure 1–2 and Figure 1–3.					
		<ul> <li>Removed SW Requirement and TCCS for Cyclone IV Devices tables.</li> </ul>					
		<ul> <li>Minor text edits.</li> </ul>					
		Updated to include automotive devices:					
		<ul> <li>Updated the "Operating Conditions" and "PLL Specifications" sections.</li> </ul>					
March 2010	Table 1–31, Table 1–32, Table 1–33, Table 1–34, Table 1–35, Table	<ul> <li>Updated Table 1–1, Table 1–8, Table 1–9, Table 1–21, Table 1–26, Table 1–27, Table 1–31, Table 1–32, Table 1–33, Table 1–34, Table 1–35, Table 1–36, Table 1–37, Table 1–38, Table 1–40, Table 1–42, and Table 1–43.</li> </ul>					
		<ul> <li>Added Table 1–5 to include ESD for Cyclone IV devices GPIOs and HSSI I/Os.</li> </ul>					
		<ul> <li>Added Table 1–44 and Table 1–45 to include IOE programmable delay for Cyclone IV E 1.2 V core voltage devices.</li> </ul>					
		<ul> <li>Minor text edits.</li> </ul>					