Intel - EP4CE40F19A7N Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Active
Number of LABs/CLBs	2475
Number of Logic Elements/Cells	39600
Total RAM Bits	1161216
Number of I/O	193
Number of Gates	-
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 125°C (TJ)
Package / Case	324-BGA
Supplier Device Package	324-FBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4ce40f19a7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for 65% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 65/10ths of a year.

Symbol	Parameter	Condition (V)	Overshoot Duration as % of High Time	Unit
		V ₁ = 4.20	100	%
		V ₁ = 4.25	98	%
	$V_1 = 4.30$	65	%	
	V _I = 4.35		43	%
Vi	AC Input Voltage	$V_1 = 4.40$	29	%
	Voltago	$V_1 = 4.45$	20	%
		$V_1 = 4.50$	13	%
		V ₁ = 4.55	9	%
		$V_1 = 4.60$	6	%

Table 1–2. Maximum Allowed Overshoot During Transitions over a 10-Year Time Frame for Cyclone IV Devices

Figure 1–1 shows the methodology to determine the overshoot duration. The overshoot voltage is shown in red and is present on the input pin of the Cyclone IV device at over 4.3 V but below 4.4 V. From Table 1–2, for an overshoot of 4.3 V, the percentage of high time for the overshoot can be as high as 65% over a 10-year period. Percentage of high time is calculated as ([delta T]/T) × 100. This 10-year period assumes that the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal. For lower I/O toggle rates and situations in which the device is in an idle state, lifetimes are increased.





Recommended Operating Conditions

This section lists the functional operation limits for AC and DC parameters for Cyclone IV devices. Table 1–3 and Table 1–4 list the steady-state voltage and current values expected from Cyclone IV E and Cyclone IV GX devices. All supplies must be strictly monotonic without plateaus.

Table 1–3. Recommended Operating Conditions for Cyclone IV E Devices ^{(1), (2)} (Part 1 of 2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{ccint} <i>(3)</i>	Supply voltage for internal logic, 1.2-V operation	_	1.15	1.2	1.25	V
CCINI	Supply voltage for internal logic, 1.0-V operation	_	0.97	1.0	1.03	V
	Supply voltage for output buffers, 3.3-V operation	_	3.135	3.3	3.465	V
	Supply voltage for output buffers, 3.0-V operation	_	2.85	3	3.15	V
V _{ccio} (3), (4)	Supply voltage for output buffers, 2.5-V operation	_	2.375	2.5	2.625	V
VCCIO (Sy, (S)	Supply voltage for output buffers, 1.8-V operation	_	1.71	1.8	1.89	V
	Supply voltage for output buffers, 1.5-V operation	_	1.425	1.5	1.575	V
	Supply voltage for output buffers, 1.2-V operation	_	1.14	1.2	1.26	V
V _{CCA} <i>(3)</i>	Supply (analog) voltage for PLL regulator	_	2.375	2.5	2.625	V
V (3)	Supply (digital) voltage for PLL, 1.2-V operation					V
V _{CCD_PLL} (3)	Supply (digital) voltage for PLL, 1.0-V operation	_	0.97	1.0	1.03	V
VI	Input voltage	—	-0.5	—	3.6	V
V ₀	Output voltage	—	0	—	V _{CCIO}	V
		For commercial use	0	—	85	°C
т.	Operating junction temperature	For industrial use	-40		100	°C
TJ		For extended temperature	-40	_	125	°C
		For automotive use	-40		125	°C
t _{RAMP}	Power supply ramp time	Standard power-on reset (POR) ⁽⁵⁾	50 µs		50 ms	
		Fast POR (6)	50 µs		3 ms	

Table 1–3.	Recommended Operating Conditions for Cyclone IV E Devices ^{(1), (2}	⁹ (Part 2 of 2)
------------	--	----------------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{Diode}	Magnitude of DC current across PCI-clamp diode when enable	_	_		10	mA

Notes to Table 1–3:

 Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades.

(2) V_{CCI0} for all I/O banks must be powered up during device operation. All vCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.

(3) V_{CC} must rise monotonically.

(4) V_{CCI0} powers all input buffers.

(5) The POR time for Standard POR ranges between 50 and 200 ms. Each individual power supply must reach the recommended operating range within 50 ms.

(6) The POR time for Fast POR ranges between 3 and 9 ms. Each individual power supply must reach the recommended operating range within 3 ms.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{ccint} <i>(3)</i>	Core voltage, PCIe hard IP block, and transceiver PCS power supply		1.16	1.2	1.24	V
V _{CCA} (1), (3)	PLL analog power supply	_	2.375	2.5	2.625	V
V _{CCD_PLL} <i>(2)</i>	PLL digital power supply	_	1.16	1.2	1.24	V
	I/O banks power supply for 3.3-V operation	—	3.135	3.3	3.465	V
V _{CCIO} (3), (4)	I/O banks power supply for 3.0-V operation	—	2.85	3	3.15	V
	I/O banks power supply for 2.5-V operation	_	2.375	2.5	2.625	V
	I/O banks power supply for 1.8-V operation	—	1.71	1.8	1.89	V
	I/O banks power supply for 1.5-V operation	—	1.425	1.5	1.575	V
	I/O banks power supply for 1.2-V operation	_	1.14	1.2	1.26	V
	Differential clock input pins power supply for 3.3-V operation	—	3.135	3.3	3.465	V
	Differential clock input pins power supply for 3.0-V operation	—	2.85	3	3.15	V
V _{CC_CLKIN}	Differential clock input pins power supply for 2.5-V operation	—	2.375	2.5	2.625	V
(3), (5), (6)	Differential clock input pins power supply for 1.8-V operation	—	1.71	1.8	1.89	V
	Differential clock input pins power supply for 1.5-V operation	—	1.425	1.5	1.575	V
	Differential clock input pins power supply for 1.2-V operation	—	1.14	1.2	1.26	V
V _{CCH_GXB}	Transceiver output buffer power supply	_	2.375	2.5	2.625	V

Table 1–4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 1 of 2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CCA_GXB}	Transceiver PMA and auxiliary power supply	_	2.375	2.5	2.625	V
V _{CCL_GXB}	Transceiver PMA and auxiliary power supply	_	1.16	1.2	1.24	V
VI	DC input voltage	—	-0.5		3.6	V
V ₀	DC output voltage	—	0	—	V _{CCIO}	V
т	Operating junction temperature	For commercial use	0	—	85	°C
TJ	Operating junction temperature	For industrial use	-40		100	°C
t _{RAMP}	Power supply ramp time	Standard power-on reset (POR) ⁽⁷⁾	50 µs	_	50 ms	_
		Fast POR ⁽⁸⁾	50 µs		3 ms	_
I _{Diode}	Magnitude of DC current across PCI-clamp diode when enabled	_	_	_	10	mA

Table 1-4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 2 of 2)

Notes to Table 1-4:

- (1) All VCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.
- (2) You must connect $V_{CCD PLL}$ to V_{CCINT} through a decoupling capacitor and ferrite bead.
- (3) Power supplies must rise monotonically.
- (4) V_{CCI0} for all I/O banks must be powered up during device operation. Configurations pins are powered up by V_{CCI0} of I/O Banks 3, 8, and 9 where I/O Banks 3 and 9 only support V_{CCI0} of 1.5, 1.8, 2.5, 3.0, and 3.3 V. For fast passive parallel (FPP) configuration mode, the V_{CCI0} level of I/O Bank 8 must be powered up to 1.5, 1.8, 2.5, 3.0, and 3.3 V.
- (5) You must set $V_{CC_{CLKIN}}$ to 2.5 V if you use CLKIN as a high-speed serial interface (HSSI) refclk or as a DIFFCLK input.
- (6) The CLKIN pins in I/O Banks 3B and 8B can support single-ended I/O standard when the pins are used to clock left PLLs in non-transceiver applications.
- (7) The POR time for Standard POR ranges between 50 and 200 ms. V_{CCINT}, V_{CCA}, and V_{CCIO} of I/O Banks 3, 8, and 9 must reach the recommended operating range within 50 ms.
- (8) The POR time for Fast POR ranges between 3 and 9 ms. V_{CCINT}, V_{CCA}, and V_{CCIO} of I/O Banks 3, 8, and 9 must reach the recommended operating range within 3 ms.

ESD Performance

This section lists the electrostatic discharge (ESD) voltages using the human body model (HBM) and charged device model (CDM) for Cyclone IV devices general purpose I/Os (GPIOs) and high-speed serial interface (HSSI) I/Os. Table 1–5 lists the ESD for Cyclone IV devices GPIOs and HSSI I/Os.

Table 1–5. ESD for Cyclone IV Devices GPIOs and HSSI I/0
--

Symbol	Parameter	Passing Voltage	Unit
M	ESD voltage using the HBM (GPIOs) ⁽¹⁾	± 2000	V
VESDHBM	ESD using the HBM (HSSI I/Os) ⁽²⁾	± 1000	V
V	ESD using the CDM (GPIOs)	± 500	V
VESDCDM	ESD using the CDM (HSSI I/Os) ⁽²⁾	± 250	V

Notes to Table 1-5:

(1) The passing voltage for EP4CGX15 and EP4CGX30 row I/Os is ±1000V.

(2) This value is applicable only to Cyclone IV GX devices.

DC Characteristics

This section lists the I/O leakage current, pin capacitance, on-chip termination (OCT) tolerance, and bus hold specifications for Cyclone IV devices.

Supply Current

The device supply current requirement is the minimum current drawn from the power supply pins that can be used as a reference for power size planning. Use the Excel-based early power estimator (EPE) to get the supply current estimates for your design because these currents vary greatly with the resources used. Table 1–6 lists the I/O pin leakage current for Cyclone IV devices.

Table 1–6. I/O Pin Leakage Current for Cyclone IV Devices (1), (2)

Symbol	Parameter Conditions		Device	Min	Тур	Max	Unit
I _I	Input pin leakage current	$V_{I} = 0 V \text{ to } V_{CCIOMAX}$	_	-10	_	10	μA
I _{OZ}	Tristated I/O pin leakage current	$V_0 = 0 V$ to $V_{CCIOMAX}$		-10		10	μΑ

Notes to Table 1-6:

(1) This value is specified for normal device operation. The value varies during device power-up. This applies for all V_{CCI0} settings (3.3, 3.0, 2.5, 1.8, 1.5, and 1.2 V).

(2) The 10 μ A I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be observed when the diode is on.

Bus Hold

The bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 1–7 lists bus hold specifications for Cyclone IV devices.

 Table 1–7. Bus Hold Parameter for Cyclone IV Devices (Part 1 of 2)⁽¹⁾

							V _{ccio}	(V)						
Parameter	Condition	1.2		1.5		1.8		2.5		3.0		3.3		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus hold low, sustaining current	V _{IN} > V _{IL} (maximum)	8	_	12	_	30	_	50	_	70	_	70	_	μА
Bus hold high, sustaining current	V _{IN} < V _{IL} (minimum)	-8	_	-12	_	-30		-50	_	-70	_	-70	_	μΑ
Bus hold low, overdrive current	$0 V < V_{\rm IN} < V_{\rm CCI0}$	_	125		175	_	200	_	300		500		500	μA
Bus hold high, overdrive current	$0 V < V_{IN} < V_{CCIO}$	_	-125	_	-175		-200		-300		-500		-500	μА

I/O		V _{ccio} (V))		V _{REF} (V)		V _{TT} (V) ⁽²⁾		
Standard	Min	Тур	Max	Min	Typ Max		Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	1.19	1.25	1.31	V _{REF} – 0.04	V _{REF}	V _{REF} + 0.04
SSTL-18 Class I, II	1.7	1.8	1.9	0.833	0.9 0.969		V _{REF} – 0.04	V _{REF}	V _{REF} + 0.04
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	0.85	0.9	0.95
HSTL-15 Class I, II	1.425	1.5	1.575	0.71	0.75	0.79	0.71	0.75	0.79
HSTL-12 Class I, II	1.14	1.2	1.26	0.48 x V _{CCI0} (3) 0.47 x V _{CCI0} (4)	$\begin{array}{c} 0.5 \mbox{ x } V_{\rm CC10} \ \ {}^{(3)} \\ 0.5 \mbox{ x } V_{\rm CC10} \ \ {}^{(4)} \end{array}$	$\begin{array}{l} 0.52 \times V_{\rm CCI0} \ {}^{(3)} \\ 0.53 \times V_{\rm CCI0} \ {}^{(4)} \end{array}$	_	0.5 x V _{CCIO}	_

Notes to Table 1–16:

(1) For an explanation of terms used in Table 1–16, refer to "Glossary" on page 1–37.

(2) $\,\,V_{TT}$ of the transmitting device must track V_{REF} of the receiving device.

(3) Value shown refers to DC input reference voltage, $V_{\text{REF(DC)}}.$

(4) Value shown refers to AC input reference voltage, $V_{\text{REF(AC)}}$.

Table 1-17.	Single-Ended SSTL and HST	L I/O Standards Signal S	Specifications for C	yclone IV Devices
-------------	---------------------------	--------------------------	----------------------	-------------------

I/O	V _{IL(}	_(DC) (V)	VIII	_{I(DC)} (V)	V _{IL(}	_{AC)} (V)	VIH	_(AC) (V)	V _{OL} (V)	V _{oh} (V)	I _{OL}	I _{oh}
Standard	Min	Max	Min	Max	Min	Max	Min	Max	Max	Min	(mĀ)	(mÄ)
SSTL-2 Class I		V _{REF} – 0.18	V _{REF} + 0.18	_		V _{REF} – 0.35	V _{REF} + 0.35	—	V _{ττ} – 0.57	V _{TT} + 0.57	8.1	-8.1
SSTL-2 Class II	_	V _{REF} – 0.18	V _{REF} + 0.18	—	_	V _{REF} – 0.35	V _{REF} + 0.35	—	V _{TT} – 0.76	V _{TT} + 0.76	16.4	-16.4
SSTL-18 Class I	_	V _{REF} – 0.125	V _{REF} + 0.125	—	_	V _{REF} – 0.25	V _{REF} + 0.25	—	V _{TT} – 0.475	V _{TT} + 0.475	6.7	-6.7
SSTL-18 Class II	_	V _{REF} – 0.125	V _{REF} + 0.125	_	_	V _{REF} – 0.25	V _{REF} + 0.25	—	0.28	V _{CCI0} – 0.28	13.4	-13.4
HSTL-18 Class I	_	V _{REF} – 0.1	V _{REF} + 0.1	—	_	V _{REF} – 0.2	V _{REF} + 0.2	—	0.4	V _{CCI0} – 0.4	8	-8
HSTL-18 Class II	_	V _{REF} – 0.1	V _{REF} + 0.1	—	_	V _{REF} – 0.2	V _{REF} + 0.2	—	0.4	V _{CCIO} – 0.4	16	-16
HSTL-15 Class I	_	V _{REF} – 0.1	V _{REF} + 0.1	—	_	V _{REF} – 0.2	V _{REF} + 0.2	—	0.4	V _{CCIO} – 0.4	8	-8
HSTL-15 Class II	_	V _{REF} – 0.1	V _{REF} + 0.1	_	_	V _{REF} – 0.2	V _{REF} + 0.2	_	0.4	V _{CCI0} – 0.4	16	-16
HSTL-12 Class I	-0.15	V _{REF} - 0.08	V _{REF} + 0.08	V _{CCI0} + 0.15	-0.24	V _{REF} – 0.15	V _{REF} + 0.15	V _{CCI0} + 0.24	0.25 × V _{CCI0}	0.75 × V _{CCI0}	8	-8
HSTL-12 Class II	-0.15	V _{REF} – 0.08	V _{REF} + 0.08	V _{CCI0} + 0.15	-0.24	V _{REF} – 0.15	V _{REF} + 0.15	V _{CCI0} + 0.24	0.25 × V _{CCIO}	0.75 × V _{CCIO}	14	-14

• For more information about receiver input and transmitter output waveforms, and for other differential I/O standards, refer to the *I/O Features in Cyclone IV Devices* chapter.

Table 1–18. Differential SSTL I/O Standard Specifications for Cyclone IV Devices (1)

I/O Standard	v	V _{CCIO} (V)	V_{Swing}	_{I(DC)} (V)	V _{X(} ,	_{AC)} (V)		V _{Swi}	ng(AC) /)	V _{0X(AC)} (V)		
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max	Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.36	V _{CCIO}	$V_{CCIO}/2 - 0.2$	_	V _{CCI0} /2 + 0.2	0.7	V _{CCI} 0	V _{CCIO} /2 – 0.125		V _{CCI0} /2 + 0.125
SSTL-18 Class I, II	1.7	1.8	1.90	0.25	V _{CCIO}	V _{CCIO} /2 – 0.175	_	V _{CCI0} /2 + 0.175	0.5	V _{CCI} 0	V _{CCIO} /2 – 0.125	_	V _{CCI0} /2 + 0.125

Note to Table 1–18:

(1) Differential SSTL requires a V_{REF} input.

Table 1–19. Differential HSTL I/O Standard Specifications for Cyclone IV Devices ⁽¹⁾

	V	V _{CCIO} (V)			_{DC)} (V)	Vx	(V) (X)		V	CM(DC)	V)	V _{DIF(AC)} (V)	
I/O Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Mi n	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.85	—	0.95	0.85	—	0.95	0.4	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.71	_	0.79	0.71	_	0.79	0.4	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V _{CCIO}	$0.48 \times V_{CCIO}$	_	0.52 x V _{CCI0}	0.48 x V _{CCIO}	_	0.52 x V _{CCI0}	0.3	0.48 x V _{CCI0}

Note to Table 1-19:

(1) Differential HSTL requires a V_{REF} input.

 Table 1–20. Differential I/O Standard Specifications for Cyclone IV Devices ⁽¹⁾ (Part 1 of 2)

I/O Standard		V _{CCIO} (V)		V _{ID} (_{ID} (mV)		V _{ICM} (V) ⁽²⁾		Vo	_D (mV)	(3)	V _{0S} (V) ⁽³⁾		
i/U Stalluaru	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
						0.05	$D_{MAX} \leq 500 \; Mbps$	1.80						
LVPECL (Row I/Os) (6)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \text{ Mbps} \leq \text{ D}_{\text{MAX}} \\ \leq 700 \text{ Mbps} \end{array}$	1.80	_	—	_	—	—	_
(*)						1.05	D _{MAX} > 700 Mbps	1.55						
						0.05	$D_{MAX} \leq ~500~Mbps$	500 Mbps 1.80						
LVPECL (Column I/Os) <i>(6)</i>	2.375	2.5	2.625	100		0.55	$\begin{array}{l} 500 \text{ Mbps} \leq \text{D}_{\text{MAX}} \\ \leq 700 \text{ Mbps} \end{array}$	1.80	_	—	_	_	_	_
1/03/						1.05	D _{MAX} > 700 Mbps	1.55						
						0.05	$D_{MAX} \leq 500 \; Mbps$	1.80						
LVDS (Row I/Os)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \text{ Mbps} \leq \text{D}_{\text{MAX}} \\ \leq \ 700 \text{ Mbps} \end{array}$	1.80	247	—	600	1.125	1.25	1.375
						1.05	D _{MAX} > 700 Mbps	1.55						

1/0 Ober devid		V _{CCIO} (V)		V _{ID} ((mV)		V _{ICM} (V) ⁽²⁾		Vo	_D (mV)	(3)	V _{0S} (V) ⁽³⁾		
I/O Standard	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
						0.05	$D_{MAX} \leq ~500~Mbps$	1.80						
LVDS (Column I/Os)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \mbox{ Mbps} \leq D_{MAX} \\ \leq \mbox{ 700 } \mbox{ Mbps} \end{array}$	1.80	247	_	600	1.125	1.25	1.375
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						1.05	D _{MAX} > 700 Mbps	1.55						
BLVDS (Row I/Os) ⁽⁴⁾	2.375	2.5	2.625	100	_	_	_	_	_	_	_			_
BLVDS (Column I/Os) ⁽⁴⁾	2.375	2.5	2.625	100	_	_	_	_	_		_	_	_	
mini-LVDS (Row I/Os) (5)	2.375	2.5	2.625	_	_	_	_	_	300	_	600	1.0	1.2	1.4
mini-LVDS (Column I/Os) ⁽⁵⁾	2.375	2.5	2.625	_	_		_	_	300	_	600	1.0	1.2	1.4
RSDS® (Row I/Os) ⁽⁵⁾	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.5
RSDS (Column I/Os) ⁽⁵⁾	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.5
PPDS (Row I/Os) <i>(</i> 5)	2.375	2.5	2.625	—	_		—		100	200	600	0.5	1.2	1.4
PPDS (Column I/Os) ⁽⁵⁾	2.375	2.5	2.625				_		100	200	600	0.5	1.2	1.4

Table 1-20.	Differential I/O Standard S	pecifications for C	yclone IV Devices ⁽¹⁾	(Part 2 of 2)
-------------	-----------------------------	---------------------	----------------------------------	---------------

Notes to Table 1-20:

(1) For an explanation of terms used in Table 1–20, refer to "Glossary" on page 1–37.

(2) $~V_{IN}$ range: 0 V $\leq V_{IN} \leq$ 1.85 V.

 $(3) \quad R_L \text{ range: } 90 \leq \ R_L \leq \ 110 \ \Omega \, .$

(4) There are no fixed $V_{\rm IN},\,V_{\rm OD},\, and\,V_{\rm OS}$ specifications for BLVDS. They depend on the system topology.

(5) The Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins.

(6) The LVPECL I/O standard is only supported on dedicated clock input pins. This I/O standard is not supported for output pins.

Power Consumption

Use the following methods to estimate power for a design:

- the Excel-based EPE
- the Quartus[®] II PowerPlay power analyzer feature

The interactive Excel-based EPE is used prior to designing the device to get a magnitude estimate of the device power. The Quartus II PowerPlay power analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay power analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, combined with detailed circuit models, can yield very accurate power estimates.

To For more information about power estimation tools, refer to the *Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

Switching Characteristics

This section provides performance characteristics of Cyclone IV core and periphery blocks for commercial grade devices.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The upper-right hand corner of these tables show the designation as "Preliminary".
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

Transceiver Performance Specifications

Table 1–21 lists the Cyclone IV GX transceiver specifications.

Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 1 of 4)

Symbol/	0 and 111 and		C6			C7, I7			C 8		
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Reference Clock						-		<u>.</u>		<u>.</u>	-
Supported I/O Standards		1.2 V F	PCML, 1.5	V PCML, 3	.3 V PCN	1L, Differe	ntial LVPE	CL, LVD	S, HCSL		
Input frequency from REFCLK input pins	_	50	_	156.25	50	_	156.25	50	_	156.25	MHz
Spread-spectrum modulating clock frequency	Physical interface for PCI Express (PIPE) mode	30	_	33	30	_	33	30	_	33	kHz
Spread-spectrum downspread	PIPE mode	_	0 to 0.5%	_	_	0 to -0.5%	_	_	0 to 0.5%	_	_
Peak-to-peak differential input voltage	_	0.1	_	1.6	0.1	_	1.6	0.1	_	1.6	V
V_{ICM} (AC coupled)	—		1100 ± 5	%		1100 ± 59	%		1100 ± 5	%	mV
V_{ICM} (DC coupled)	HCSL I/O standard for PCIe reference clock	250	_	550	250	_	550	250	_	550	mV
Transmitter REFCLK Phase Noise ⁽¹⁾	Frequency offset		_	-123	_	_	-123	_	_	-123	dBc/Hz
Transmitter REFCLK Total Jitter ⁽¹⁾	= 1 MHz – 8 MHZ		_	42.3	_	_	42.3	_	_	42.3	ps
R _{ref}			2000 ± 1%		_	2000 ± 1%	_	_	2000 ± 1%	_	Ω
Transceiver Clock											
cal_blk_clk clock frequency	_	10	_	125	10	_	125	10	_	125	MHz
fixedclk clock frequency	PCIe Receiver Detect	_	125	_	_	125	_	_	125	—	MHz
reconfig_clk clock frequency	Dynamic reconfiguration clock frequency	2.5/ 37.5 <i>(2)</i>	_	50	2.5/ 37.5 <i>(2)</i>	_	50	2.5/ 37.5 <i>(2)</i>	_	50	MHz
Delta time between reconfig_clk	_	_	_	2	_	_	2	_	_	2	ms
Transceiver block minimum power-down pulse width	_	_	1		_	1	_	_	1	—	μs

Barlas	Performance											
Device	C6	C7	C8	C8L ⁽¹⁾	C9L ⁽¹⁾	17	18L (1)	A7	– Unit			
EP4CE55	500	437.5	402	362	265	437.5	362	—	MHz			
EP4CE75	500	437.5	402	362	265	437.5	362	—	MHz			
EP4CE115	_	437.5	402	362	265	437.5	362	—	MHz			
EP4CGX15	500	437.5	402	—	—	437.5	—	—	MHz			
EP4CGX22	500	437.5	402	_	—	437.5	_		MHz			
EP4CGX30	500	437.5	402	—	—	437.5	—	—	MHz			
EP4CGX50	500	437.5	402	—	—	437.5	—	—	MHz			
EP4CGX75	500	437.5	402	_	—	437.5	_		MHz			
EP4CGX110	500	437.5	402	—	—	437.5	—	—	MHz			
EP4CGX150	500	437.5	402			437.5			MHz			

Table 1–24. Clock Tree Performance for Cyclone IV Devices (Part 2 of 2)

Note to Table 1-24:

(1) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades.

PLL Specifications

Table 1–25 lists the PLL specifications for Cyclone IV devices when operating in the commercial junction temperature range (0°C to 85°C), the industrial junction temperature range (–40°C to 100°C), the extended industrial junction temperature range (–40°C to 125°C), and the automotive junction temperature range (–40°C to 125°C). For more information about the PLL block, refer to "Glossary" on page 1–37.

 Table 1–25. PLL Specifications for Cyclone IV Devices ^{(1), (2)} (Part 1 of 2)

Symbol	Parameter	Min	Тур	Max	Unit
	Input clock frequency (-6, -7, -8 speed grades)	5	_	472.5	MHz
f _{IN} (3)	Input clock frequency (–8L speed grade)	5		362	MHz
	Input clock frequency (–9L speed grade)	5	_	265	MHz
f _{INPFD}	PFD input frequency	5		325	MHz
f _{VCO} (4)	PLL internal VCO operating range	600		1300	MHz
f _{INDUTY}	Input clock duty cycle	40		60	%
t _{injitter_CCJ} (5)	Input clock cycle-to-cycle jitter $F_{REF} \ge 100 \text{ MHz}$	_		0.15	UI
-	F _{REF} < 100 MHz	—	_	±750	ps
f _{OUT_EXT} (external clock output) ⁽³⁾	PLL output frequency	_	_	472.5	MHz
	PLL output frequency (-6 speed grade)	—		472.5	MHz
	PLL output frequency (-7 speed grade)		_	450	MHz
f _{OUT} (to global clock)	PLL output frequency (-8 speed grade)	—		402.5	MHz
	PLL output frequency (-8L speed grade)	—		362	MHz
	PLL output frequency (-9L speed grade)	—		265	MHz
toutduty	Duty cycle for external clock output (when set to 50%)	45	50	55	%
t _{LOCK}	Time required to lock from end of device configuration	_	_	1	ms

Symbol	Parameter	Min	Тур	Max	Unit
t _{dlock}	Time required to lock dynamically (after switchover, reconfiguring any non-post-scale counters/delays or areset is deasserted)	_	_	1	ms
t _{outjitter_period_dedclk} (6)	Dedicated clock output period jitter $F_{OUT} \ge 100 \text{ MHz}$	_	_	300	ps
	F _{OUT} < 100 MHz	_	—	30	mUI
t _{outjitter_ccj_dedclk} (6)	Dedicated clock output cycle-to-cycle jitter $F_{OUT} \ge 100 \text{ MHz}$	_	_	300	ps
	F _{OUT} < 100 MHz	_	_	30	mUI
t _{outjitter_period_10} (6)	Regular I/O period jitter $F_{OUT} \ge 100 \text{ MHz}$	_	_	650	ps
	F _{OUT} < 100 MHz	—	_	75	mUI
t _{outjitter_ccj_io} <i>(6)</i>	Regular I/O cycle-to-cycle jitter $F_{OUT} \ge 100 \text{ MHz}$	_	_	650	ps
	F _{OUT} < 100 MHz	—	_	75	mUI
t _{PLL_PSERR}	Accuracy of PLL phase shift	—	_	±50	ps
t _{ARESET}	Minimum pulse width on areset signal.	10	_		ns
t _{CONFIGPLL}	Time required to reconfigure scan chains for PLLs	_	3.5 (7)		SCANCLK cycles
f _{scanclk}	scanclk frequency	—	—	100	MHz
t _{casc_outjitter_period_dedclk}	Period jitter for dedicated clock output in cascaded PLLs ($F_{OUT} \ge 100 \text{ MHz}$)	_	_	425	ps
(8), (9)	Period jitter for dedicated clock output in cascaded PLLs ($F_{OUT} < 100 \text{ MHz}$)	_		42.5	mUI

Table 1-25.	PLL Specifications	s for Cyclone IV Devices ^{(1),}	⁽²⁾ (Part 2 of 2)
-------------	--------------------	--	------------------------------

Notes to Table 1-25:

- (1) This table is applicable for general purpose PLLs and multipurpose PLLs.
- (2) You must connect $V_{\text{CCD_PLL}}$ to V_{CCINT} through the decoupling capacitor and ferrite bead.
- (3) This parameter is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (4) The V_{C0} frequency reported by the Quartus II software in the PLL Summary section of the compilation report takes into consideration the V_{C0} post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f_{VC0} specification.
- (5) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less than 200 ps.
- (6) Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL when an input jitter of 30 ps is applied.
- (7) With 100-MHz scanclk frequency.

(8) The cascaded PLLs specification is applicable only with the following conditions:

- $\blacksquare \quad Upstream \ PLL {----}0.59 \ MHz \leq Upstream \ PLL \ bandwidth < 1 \ MHz$
- Downstream PLL—Downstream PLL bandwidth > 2 MHz
- (9) PLL cascading is not supported for transceiver applications.

Embedded Multiplier Specifications

Table 1–26 lists the embedded multiplier specifications for Cyclone IV devices.

Table 1–26. Embedded Multiplier Specifications for Cyclone IV Devices

Mada	Resources Used		Performance								
Mode	Number of Multipliers	C6	C7, I7, A7	C8	C8L, 18L	C9L	Unit				
9 × 9-bit multiplier	1	340	300	260	240	175	MHz				
18 × 18-bit multiplier	1	287	250	200	185	135	MHz				

Memory Block Specifications

Table 1–27 lists the M9K memory block specifications for Cyclone IV devices.

		Resou	rces Used						
Memory	Mode	LEs	M9K Memory	C6	C7, I7, A7	C8	C8L, 18L	C9L	Unit
	FIFO 256 × 36	47	1	315	274	238	200	157	MHz
M9K Block	Single-port 256 × 36	0	1	315	274	238	200	157	MHz
IVIAN DIOCK	Simple dual-port 256 × 36 CLK	0	1	315	274	238	200	157	MHz
	True dual port 512 × 18 single CLK	0	1	315	274	238	200	157	MHz

Configuration and JTAG Specifications

Table 1–28 lists the configuration mode specifications for Cyclone IV devices.

Programming Mode	V _{CCINT} Voltage Level (V)	DCLK f _{max}	Unit
Passive Serial (PS)	1.0 <i>(3</i>)	66	MHz
rassive Seliai (rS)	1.2	133	MHz
East Dessive Derellel (EDD) (2)	1.0 <i>(3)</i>	66	MHz
Fast Passive Parallel (FPP) ⁽²⁾	1.2 (4)	100	MHz

Notes to Table 1-28:

- (1) For more information about PS and FPP configuration timing parameters, refer to the *Configuration and Remote System Upgrades in Cyclone IV Devices* chapter.
- (2) FPP configuration mode supports all Cyclone IV E devices (except for E144 package devices) and EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 only.
- (3) V_{CCINT} = 1.0 V is only supported for Cyclone IV E 1.0 V core voltage devices.
- (4) Cyclone IV E devices support 1.2 V V_{CCINT}. Cyclone IV E 1.2 V core voltage devices support 133 MHz DCLK f_{MAX} for EP4CE6, EP4CE10, EP4CE15, EP4CE22, EP4CE30, and EP4CE40 only.

Symbol	C6 Modes			C7, I7			C8, A7			C8L, 18L			C9L			Unit	
Symbol	WIUUCS	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
t _{LOCK} (3)				1	—	—	1	—	_	1		—	1			1	ms

Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices ^{(1), (2), (4)} (Part 2 of 2)

Notes to Table 1-31:

(1) Applicable for true RSDS and emulated RSDS_E_3R transmitter.

(2) Cyclone IV E devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated RSDS transmitter is supported at the output pin of all I/O Banks. Cyclone IV GX devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the

pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
(3) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Gumbal	Madac		C6			C7, 17	,		C8, A7	7	(C8L, 18	SL	C9L			Unit
Symbol	Modes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UNIT
	×10	5	—	85	5	—	85	5		85	5		85	5	—	72.5	MHz
	×8	5		85	5		85	5	-	85	5	_	85	5	—	72.5	MHz
f _{HSCLK} (input clock	×7	5	—	85	5	_	85	5	_	85	5	_	85	5	—	72.5	MHz
frequency)	×4	5		85	5		85	5	_	85	5	_	85	5	—	72.5	MHz
,	×2	5	_	85	5	_	85	5		85	5		85	5	_	72.5	MHz
	×1	5	_	170	5	_	170	5	_	170	5	_	170	5	—	145	MHz
	×10	100		170	100		170	100	_	170	100	_	170	100	—	145	Mbps
	×8	80	_	170	80		170	80	_	170	80	_	170	80	—	145	Mbps
Device operation in	×7	70	_	170	70		170	70	_	170	70	_	170	70	—	145	Mbps
Mbps	×4	40	—	170	40	_	170	40	_	170	40	_	170	40	—	145	Mbps
	×2	20	_	170	20		170	20	_	170	20	_	170	20	—	145	Mbps
	×1	10	_	170	10	_	170	10	_	170	10	_	170	10	—	145	Mbps
t _{DUTY}	—	45	_	55	45	-	55	45	_	55	45	_	55	45	—	55	%
TCCS	—	—	_	200	_		200	_	_	200	_	_	200	_	—	200	ps
Output jitter (peak to peak)	_	_	_	500	_	_	500	_	_	550	_	_	600	_		700	ps
	20-80%,																
t _{RISE}	C _{LOAD} = 5 pF	-	500		_	500		_	500		_	500		_	500	—	ps
t _{FALL}	20 - 80%, C _{LOAD} =	_	500	_	_	500	_	_	500	_	_	500	_	_	500		ps
	5 pF																

Table 1–32. Emulated RSDS_E_1R Transmitter Timing Specifications for Cyclone IV Devices ^{(1), (3)} (Part 1 of 2)

• For more information about the supported maximum clock rate, device and pin planning, IP implementation, and device termination, refer to *Section III: System Performance Specifications* of the *External Memory Interface Handbook*.

Table 1–37 lists the memory output clock jitter specifications for Cyclone IV devices.

Table 1–37. Memory Output Clock Jitter Specifications for Cyclone IV Devices (1), (2)

Parameter	Symbol	Min	Max	Unit
Clock period jitter	t _{JIT(per)}	-125	125	ps
Cycle-to-cycle period jitter	t _{JIT(cc)}	-200	200	ps
Duty cycle jitter	t _{JIT(duty)}	-150	150	ps

Notes to Table 1-37:

(1) Memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2 standard.

(2) The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL output routed on a global clock (GCLK) network.

Duty Cycle Distortion Specifications

Table 1–38 lists the worst case duty cycle distortion for Cyclone IV devices.

Table 1–38. Duty Cycle Distortion on Cyclone IV Devices I/O Pins (1), (2), (3)

Symbol	C	6	C7	, 17	C8, I8	BL, A7	C	Unit	
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	UIIIL
Output Duty Cycle	45	55	45	55	45	55	45	55	%

Notes to Table 1-38:

(1) The duty cycle distortion specification applies to clock outputs from the PLLs, global clock tree, and IOE driving the dedicated and general purpose I/O pins.

(2) Cyclone IV devices meet the specified duty cycle distortion at the maximum output toggle rate for each combination of I/O standard and current strength.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

OCT Calibration Timing Specification

Table 1–39 lists the duration of calibration for series OCT with calibration at device power-up for Cyclone IV devices.

Table 1–39. Timing Specification for Series OCT with Calibration at Device Power-Up for Cyclone IV Devices $^{(1)}$

Symbol	Description	Maximum	Units	
t _{octcal}	Duration of series OCT with calibration at device power-up	20	μs	

Note to Table 1-39:

(1) OCT calibration takes place after device configuration and before entering user mode.

Table 1–42 and Table 1–43 list the IOE programmable delay for Cyclone IV E 1.2 V core voltage devices.

		Number					Max	Offset				
Parameter	Paths Affected	of	Min Offset	Fact Lorner			Slow Corner					
		Setting		C6	17	A7	C6	C7	C8	17	A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.211	1.211	2.177	2.340	2.433	2.388	2.508	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.307	1.203	1.203	2.19	2.387	2.540	2.430	2.545	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.437	0.402	0.402	0.747	0.820	0.880	0.834	0.873	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.693	0.665	0.665	1.200	1.379	1.532	1.393	1.441	ns

Notes to Table 1-42:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

	Paths Affected	Number of Setting	Min Offset	Max Offset								
Parameter				Fast Corner			Slow Corner					Unit
				C6	17	A7	C6	C7	C8	17	A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.209	1.209	2.201	2.386	2.510	2.429	2.548	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.312	1.207	1.207	2.202	2.402	2.558	2.447	2.557	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.458	0.419	0.419	0.783	0.861	0.924	0.875	0.915	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.686	0.657	0.657	1.185	1.360	1.506	1.376	1.422	ns

Table 1–43. IOE Programmable Delay on Row Pins for Cyclone IV E 1.2 V Core Voltage Devices (1), (2)

Notes to Table 1-43:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

Table 1-46. Glossary (Part 3 of 5)

Letter	Term	Definitions						
	R _L	Receiver differential input discrete resistor (external to Cyclone IV devices).						
R	Receiver Input Waveform	Receiver differential input discrete resistor (external to Cyclone IV devices). Receiver input waveform for LVDS and LVPECL differential standards: Single-Ended Waveform V_{ID} V_{ID} Positive Channel (p) = V_{IH} Negative Channel (n) = V_{IL} Ground Differential Waveform (Mathematical Function of Positive & Negative Channel) V_{ID} V_{ID} V_{ID} V_{ID} 0 V						
	Receiver input skew margin (RSKM)	High-speed I/O block: The total margin left after accounting for the sampling window and TCCS. RSKM = (TUI – SW – TCCS) / 2.						
S	Single-ended voltage- referenced I/O Standard	VCCIO VOH VIH(DC) VIH(DC) VIH(DC) VIL(AC) Vol Vol						
	SW (Sampling Window)	High-speed I/O block: The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window.						

Table 1-46. Glossary (Part 5 of 5)

Letter	Term	Definitions					
	V _{CM(DC)}	DC common mode input voltage.					
	V _{DIF(AC)}	AC differential input voltage: The minimum AC input differential voltage required for switching.					
	V _{DIF(DC)}	DC differential input voltage: The minimum DC input differential voltage required for switching.					
	V _{ICM}	Input common mode voltage: The common mode of the differential signal at the receiver.					
	V _{ID}	Input differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.					
	V _{IH}	Voltage input high: The minimum positive voltage applied to the input that is accepted by the device as a logic high.					
	V _{IH(AC)}	High-level AC input voltage.					
	V _{IH(DC)}	High-level DC input voltage.					
	V _{IL}	Voltage input low: The maximum positive voltage applied to the input that is accepted by the device as a logic low.					
	V _{IL (AC)}	Low-level AC input voltage.					
	V _{IL (DC)}	Low-level DC input voltage.					
	V _{IN}	DC input voltage.					
	V _{OCM}	Output common mode voltage: The common mode of the differential signal at the transmitter.					
V	V _{OD}	Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. $V_{0D} = V_{0H} - V_0$					
	V _{OH}	Voltage output high: The maximum positive voltage from an output that the device considers is accepted as the minimum positive high level.					
	V _{OL}	Voltage output low: The maximum positive voltage from an output that the device considers is accepted as the maximum positive low level.					
	V _{os}	Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$.					
	V _{OX (AC)}	AC differential output cross point voltage: the voltage at which the differential output signals must cross.					
	V _{REF}	Reference voltage for the SSTL and HSTL I/O standards.					
	V _{REF (AC)}	AC input reference voltage for the SSTL and HSTL I/O standards. $V_{REF(AC)} = V_{REF(DC)} + noise$. The peak-to-peak AC noise on V_{REF} must not exceed 2% of $V_{REF(DC)}$.					
	V _{REF (DC)}	DC input reference voltage for the SSTL and HSTL I/O standards.					
	V _{SWING (AC)}	AC differential input voltage: AC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.					
	V _{SWING (DC)}	DC differential input voltage: DC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.					
	V _{TT}	Termination voltage for the SSTL and HSTL I/O standards.					
	V _{X (AC)}	AC differential input cross point voltage: The voltage at which the differential input signals must cross.					
W	—	_					
X	—	—					
Y	—	_					
Z	—	_					

Table 1–47. Document Revision History

Date	Version	Changes
February 2010	1.1	 Updated Table 1–3 through Table 1–44 to include information for Cyclone IV E devices and Cyclone IV GX devices for Quartus II software version 9.1 SP1 release. Minor text edits.
November 2009	1.0	Initial release.