
E·XFL

Intel - EP4CGX110CF23C7 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Active
Number of LABs/CLBs	6839
Number of Logic Elements/Cells	109424
Total RAM Bits	5621760
Number of I/O	270
Number of Gates	-
Voltage - Supply	1.16V ~ 1.24V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4cgx110cf23c7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Cyclone IV E industrial devices I7 are offered with extended operating temperature range.

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Cyclone IV devices. The values are based on experiments conducted with the device and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied at these conditions. Table 1–1 lists the absolute maximum ratings for Cyclone IV devices.



Conditions beyond those listed in Table 1–1 cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time have adverse effects on the device.

Symbol	Parameter	Min	Max	Unit
V _{CCINT}	Core voltage, PCI Express [®] (PCIe [®]) hard IP block, and transceiver physical coding sublayer (PCS) power supply	-0.5	1.8	V
V _{CCA}	Phase-locked loop (PLL) analog power supply	-0.5	3.75	V
V _{CCD_PLL}	PLL digital power supply	-0.5	1.8	V
V _{CCIO}	I/O banks power supply	-0.5	3.75	V
V _{CC_CLKIN}	Differential clock input pins power supply	-0.5	4.5	V
V _{CCH_GXB}	Transceiver output buffer power supply	-0.5	3.75	V
V _{CCA_GXB}	Transceiver physical medium attachment (PMA) and auxiliary power supply	-0.5	3.75	V
V _{CCL_GXB}	Transceiver PMA and auxiliary power supply	-0.5	1.8	V
VI	DC input voltage	-0.5	4.2	V
I _{OUT}	DC output current, per pin	-25	40	mA
T _{STG}	Storage temperature	-65	150	°C
TJ	Operating junction temperature	-40	125	°C

Table 1–1. Absolute Maximum Ratings for Cyclone IV Devices (1)

Note to Table 1–1:

(1) Supply voltage specifications apply to voltage readings taken at the device pins with respect to ground, not at the power supply.

Maximum Allowed Overshoot or Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in Table 1–2 and undershoot to –2.0 V for a magnitude of currents less than 100 mA and for periods shorter than 20 ns. Table 1–2 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the lifetime of the device. The maximum allowed overshoot duration is specified as a percentage of high-time over the lifetime of the device.

A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for 65% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 65/10ths of a year.

Symbol	Parameter	Condition (V)	Overshoot Duration as % of High Time	Unit		
		V ₁ = 4.20	100	%		
		V ₁ = 4.25	98	%		
V ₁ = 4.35	65	%				
		V ₁ = 4.35	43	%		
Vi	AC Input Voltage	$V_1 = 4.40$	29	%		
		lonago	lonago	i onago	$V_1 = 4.45$	20
		$V_1 = 4.50$	13	%		
		V ₁ = 4.55	9	%		
		$V_1 = 4.60$	6	%		

Table 1–2. Maximum Allowed Overshoot During Transitions over a 10-Year Time Frame for Cyclone IV Devices

Figure 1–1 shows the methodology to determine the overshoot duration. The overshoot voltage is shown in red and is present on the input pin of the Cyclone IV device at over 4.3 V but below 4.4 V. From Table 1–2, for an overshoot of 4.3 V, the percentage of high time for the overshoot can be as high as 65% over a 10-year period. Percentage of high time is calculated as ([delta T]/T) × 100. This 10-year period assumes that the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal. For lower I/O toggle rates and situations in which the device is in an idle state, lifetimes are increased.






Table 1-3.	Recommended Operating Conditions for Cyclone IV E Devices ^{(1), (2}	⁹ (Part 2 of 2)
------------	--	----------------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{Diode}	Magnitude of DC current across PCI-clamp diode when enable	_	_		10	mA

Notes to Table 1–3:

 Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades.

(2) V_{CCI0} for all I/O banks must be powered up during device operation. All vCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.

(3) V_{CC} must rise monotonically.

(4) V_{CCI0} powers all input buffers.

(5) The POR time for Standard POR ranges between 50 and 200 ms. Each individual power supply must reach the recommended operating range within 50 ms.

(6) The POR time for Fast POR ranges between 3 and 9 ms. Each individual power supply must reach the recommended operating range within 3 ms.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{ccint} <i>(3)</i>	Core voltage, PCIe hard IP block, and transceiver PCS power supply		1.16	1.2	1.24	V
V _{CCA} (1), (3)	PLL analog power supply	_	2.375	2.5	2.625	V
V _{CCD_PLL} <i>(2)</i>	PLL digital power supply	_	1.16	1.2	1.24	V
	I/O banks power supply for 3.3-V operation	—	3.135	3.3	3.465	V
V _{CCI0} (3), (4) I/O banks power supply for 3.0-V operation I/O banks power supply for 2.5-V operation I/O banks power supply for 1.8-V operation		—	2.85	3	3.15	V
	_	2.375	2.5	2.625	V	
VCCIO (S), (S)		—	2.375 2.5 2.625 V 1.71 1.8 1.89 V 1.425 1.5 1.575 V 1.14 1.2 1.26 V	V		
I/O banks operation	I/O banks power supply for 1.5-V operation	—	1.425	1.5	1.575	V
	I/O banks power supply for 1.2-V operation	_	1.14	1.2	1.26	V
	Differential clock input pins power supply for 3.3-V operation	—	3.135	3.3	3.465	V
V _{CCINT} (3) Core voltage, PCIe hard IP block, and transceiver PCS power supply — 1.16 1.2 1 V _{CCA} (1) (3) PLL analog power supply — 2.375 2.5 2 V _{CCD_PLL} (2) PLL digital power supply — 1.16 1.2 1 V _{CCD_PLL} (2) PLL digital power supply — 1.16 1.2 1 V _{CCD_PLL} (2) PLL digital power supply for 3.3-V — 1.16 1.2 1 V _{CCD} (3). (4) I/O banks power supply for 3.0-V — 2.85 3 3 I/O banks power supply for 2.5-V — 2.375 2.5 2 V _{CCD} (3). (4) I/O banks power supply for 1.8-V — 1.71 1.8 1 V _{CCLO} (3). (4) I/O banks power supply for 1.2-V — 1.425 1.5 1 I/O banks power supply for 1.2-V — 1.14 1.2 1 I/O banks power supply for 1.2-V — 1.14 1.2 1 I/O banks power supply for 3.3-V operation — 3.135 3	3.15	V				
V _{CC CLKIN}		—	2.375	.16 1.2 1.24 V 375 2.5 2.625 V .16 1.2 1.24 V 135 3.3 3.465 V .85 3 3.15 V .85 3 3.15 V .71 1.8 1.89 V .425 1.5 1.575 V .14 1.2 1.26 V .85 3 3.15 V .71 1.8 1.89 V .14 1.2 1.26 V .85 3 3.15 V .71 1.8 1.89 V .85 3 3.15 V .85 3 3.15 V .71 1.8 1.89 V .71 1.8 1.89 V .71 1.8 1.89 V .71 1.26 V V	V	
(3), (5), (6)		—	1.71	1.8	1.89	V
		—	1.425	1.5	1.575	V
		—	1.14	1.2	1.26	V
V _{CCH_GXB}	Transceiver output buffer power supply	_	2.375	2.5	2.625	V

Table 1–4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 1 of 2)

The OCT resistance may vary with the variation of temperature and voltage after calibration at device power-up. Use Table 1–10 and Equation 1–1 to determine the final OCT resistance considering the variations after calibration at device power-up. Table 1–10 lists the change percentage of the OCT resistance with voltage and temperature.

Nominal Voltage	dR/dT (%/°C)	dR/dV (%/mV)
3.0	0.262	-0.026
2.5	0.234	-0.039
1.8	0.219	-0.086
1.5	0.199	-0.136
1.2	0.161	-0.288

Equation 1–1. Final OCT Resistance ^{(1), (2), (3), (4), (5), (6)}

$$\begin{split} &\Delta R_V = (V_2 - V_1) \times 1000 \times dR/dV - (7) \\ &\Delta R_T = (T_2 - T_1) \times dR/dT - (8) \\ &For \ \Delta R_x < 0; \ MF_x = 1/ \ (|\Delta R_x|/100 + 1) - (9) \\ &For \ \Delta R_x > 0; \ MF_x = \Delta R_x/100 + 1 - (10) \\ &MF = MF_V \times MF_T - (11) \\ &R_{final} = R_{initial} \times MF - (12) \end{split}$$

Notes to Equation 1–1:

- (1) T_2 is the final temperature.
- (2) T_1 is the initial temperature.
- (3) MF is multiplication factor.
- (4) R_{final} is final resistance.
- (5) R_{initial} is initial resistance.
- (6) Subscript $_x$ refers to both $_V$ and $_T$.
- (7) ΔR_V is a variation of resistance with voltage.
- (8) ΔR_T is a variation of resistance with temperature.
- (9) dR/dT is the change percentage of resistance with temperature after calibration at device power-up.
- (10) dR/dV is the change percentage of resistance with voltage after calibration at device power-up.

(11) V_2 is final voltage.

(12) V_1 is the initial voltage.

Internal Weak Pull-Up and Weak Pull-Down Resistor

Table 1–12 lists the weak pull-up and pull-down resistor values for Cyclone IV devices.

Table 1–12. Internal Weak Pull-Up and Weak Pull-Down Resistor Values for Cyclone IV Devices ⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R_pu		$V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (2), (3)	7	25	41	kΩ
	Value of the I/O pin pull-up resistor	$V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (2), (3)	7	28	47	kΩ
	before and during configuration, as	$V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (2), (3)	8	35	61	kΩ
	well as user mode if you enable the programmable pull-up resistor option	$V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (2), (3)	10	57	108	kΩ
		$V_{CCIO} = 1.5 \text{ V} \pm 5\%$ (2), (3)	13	82	163	kΩ
		$V_{CCIO} = 1.2 \text{ V} \pm 5\%$ (2), (3)	19	143	351	kΩ
		$V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (4)	6	19	30	kΩ
	Value of the I/O pin pull-down resistor before and during configuration	$V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (4)	6	22	36	kΩ
R_{PD}		$V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (4)	6	25	43	kΩ
		$V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (4)	7	35	71	kΩ
		$V_{CCIO} = 1.5 V \pm 5\%$ (4)	8	50	112	kΩ

Notes to Table 1–12:

- (1) All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK.
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .
- $\begin{array}{ll} \text{(3)} & \text{R}_{_{PU}} = (\text{V}_{\text{CCI0}} \text{V}_{\text{I}})/\text{I}_{\text{R}_{_{PU}}} \\ & \text{Minimum condition: } -40^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} + 5\%, \ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 5\% 50 \ \text{mV}; \\ & \text{Typical condition: } 25^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}}, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = 10^{\circ}\text{C}; \ \text{W}_{\text{CO}} = 10^{\circ}\text{C}; \ \text{W$
- $\begin{array}{ll} (4) & R_{_PD} = V_I/I_{R_PD} \\ & \text{Minimum condition:} -40^{\circ}\text{C}; \ V_{CCIO} = V_{CC} + 5\%, \ V_I = 50 \ \text{mV}; \\ & \text{Typical condition:} \ 25^{\circ}\text{C}; \ V_{CCIO} = V_{CC}, \ V_I = V_{CC} 5\%; \\ & \text{Maximum condition:} \ 100^{\circ}\text{C}; \ V_{CCIO} = V_{CC} 5\%, \ V_I = V_{CC} 5\%; \ \text{in which } V_I \ \text{refers to the input voltage at the I/O pin.} \end{array}$

Hot-Socketing

Table 1–13 lists the hot-socketing specifications for Cyclone IV devices.

Table 1–13. Hot-Socketing Specifications for Cyclone IV Devices

Symbol	Parameter	Maximum
I _{IOPIN(DC)}	DC current per I/O pin	300 μA
I _{IOPIN(AC)}	AC current per I/O pin	8 mA <i>(1)</i>
I _{XCVRTX(DC)}	DC current per transceiver TX pin	100 mA
I _{XCVRRX(DC)}	DC current per transceiver RX pin	50 mA

Note to Table 1-13:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |IIOPIN| = C dv/dt, in which C is the I/O pin capacitance and dv/dt is the slew rate.

During hot-socketing, the I/O pin capacitance is less than 15 pF and the clock pin capacitance is less than 20 pF.

• For more information about receiver input and transmitter output waveforms, and for other differential I/O standards, refer to the *I/O Features in Cyclone IV Devices* chapter.

Table 1–18. Differential SSTL I/O Standard Specifications for Cyclone IV Devices (1)

I/O Standard	V _{CCIO} (V)			V_{Swing}	_{I(DC)} (V)	V _{X(AC)} (V)			V _{Swi}	ng(AC) /)	V _{OX(AC)} (V)			
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max	Min	Тур	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	0.36	V _{CCIO}	$V_{CCIO}/2 - 0.2$	_	V _{CCI0} /2 + 0.2	0.7	V _{CCI} 0	V _{CCIO} /2 – 0.125		V _{CCI0} /2 + 0.125	
SSTL-18 Class I, II	1.7	1.8	1.90	0.25	V _{CCIO}	V _{CCIO} /2 – 0.175	_	V _{CCI0} /2 + 0.175	0.5	V _{CCI} 0	V _{CCIO} /2 – 0.125	_	V _{CCI0} /2 + 0.125	

Note to Table 1–18:

(1) Differential SSTL requires a V_{REF} input.

Table 1–19. Differential HSTL I/O Standard Specifications for Cyclone IV Devices ⁽¹⁾

I/O Standard	V	V _{CCIO} (V)			_{DC)} (V)	V _{X(AC)} (V)			V _{CM(DC)} (V)				_{F(AC)} (V)
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Mi n	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.85	—	0.95	0.85	—	0.95	0.4	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.71	_	0.79	0.71	_	0.79	0.4	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V _{CCIO}	$0.48 \times V_{CCIO}$	_	0.52 x V _{CCI0}	0.48 x V _{CCIO}	_	0.52 x V _{CCI0}	0.3	0.48 x V _{CCI0}

Note to Table 1-19:

(1) Differential HSTL requires a V_{REF} input.

 Table 1–20. Differential I/O Standard Specifications for Cyclone IV Devices ⁽¹⁾ (Part 1 of 2)

I/O Standard		V _{CCIO} (V)		V _{ID} ((mV)		V _{ICM} (V) ⁽²⁾		Vo	_D (mV)	(3)	l l	V _{os} (V) ⁽³	3)
i/U Stalluaru	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
						0.05	$D_{MAX} \leq 500 \; Mbps$	1.80						
LVPECL (Row I/Os) (6)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \text{ Mbps} \leq \text{ D}_{\text{MAX}} \\ \leq 700 \text{ Mbps} \end{array}$	1.80	_	—	_	—	—	_
						1.05	D _{MAX} > 700 Mbps	1.55						
						0.05	$D_{MAX} \leq ~500~Mbps$	1.80						
LVPECL (Column 2 I/Os) ⁽⁶⁾	2.375	2.5	2.625	100		0.55	$\begin{array}{l} 500 \text{ Mbps} \leq \text{D}_{\text{MAX}} \\ \leq 700 \text{ Mbps} \end{array}$	1.80	_	—	_	_	_	_
1/03/						1.05	D _{MAX} > 700 Mbps	1.55						
						0.05	$D_{MAX} \leq 500 \; Mbps$	1.80						
VDS (Row /Os)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \text{ Mbps} \leq \text{D}_{\text{MAX}} \\ \leq \ 700 \text{ Mbps} \end{array}$	1.80	247	—	600	1.125	1.25	1.375
						1.05	D _{MAX} > 700 Mbps	1.55						

Power Consumption

Use the following methods to estimate power for a design:

- the Excel-based EPE
- the Quartus[®] II PowerPlay power analyzer feature

The interactive Excel-based EPE is used prior to designing the device to get a magnitude estimate of the device power. The Quartus II PowerPlay power analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay power analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, combined with detailed circuit models, can yield very accurate power estimates.

To For more information about power estimation tools, refer to the *Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

Switching Characteristics

This section provides performance characteristics of Cyclone IV core and periphery blocks for commercial grade devices.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The upper-right hand corner of these tables show the designation as "Preliminary".
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

Transceiver Performance Specifications

Table 1–21 lists the Cyclone IV GX transceiver specifications.

Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 1 of 4)

Symbol/	0 and 111 and		C6			C7, I7			C 8		
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Reference Clock						-		<u>.</u>		<u>.</u>	-
Supported I/O Standards		1.2 V F	PCML, 1.5	V PCML, 3	.3 V PCN	1L, Differe	ntial LVPE	CL, LVD	S, HCSL		
Input frequency from REFCLK input pins	_	50	_	156.25	50	_	156.25	50	_	156.25	MHz
Spread-spectrum modulating clock frequency	Physical interface for PCI Express (PIPE) mode	30	_	33	30	_	33	30	_	33	kHz
Spread-spectrum downspread	PIPE mode	_	0 to 0.5%	_	_	0 to -0.5%	_	_	0 to 0.5%	_	_
Peak-to-peak differential input voltage	_	0.1	_	1.6	0.1	_	1.6	0.1	_	1.6	V
V_{ICM} (AC coupled)	—		1100 ± 5	%		1100 ± 59	%		1100 ± 5	%	mV
V_{ICM} (DC coupled)	HCSL I/O standard for PCIe reference clock	250	_	550	250	_	550	250	_	550	mV
Transmitter REFCLK Phase Noise ⁽¹⁾	Frequency offset		_	-123	_	_	-123	_	_	-123	dBc/Hz
Transmitter REFCLK Total Jitter ⁽¹⁾	= 1 MHz – 8 MHZ		_	42.3	_	_	42.3	_	_	42.3	ps
R _{ref}			2000 ± 1%		_	2000 ± 1%	_	_	2000 ± 1%	_	Ω
Transceiver Clock											
cal_blk_clk clock frequency	_	10	_	125	10	_	125	10	_	125	MHz
fixedclk clock frequency	PCIe Receiver Detect	_	125	_	_	125	_	_	125	—	MHz
reconfig_clk clock frequency	Dynamic reconfiguration clock frequency	2.5/ 37.5 <i>(2)</i>	_	50	2.5/ 37.5 <i>(2)</i>	_	50	2.5/ 37.5 <i>(2)</i>	_	50	MHz
Delta time between reconfig_clk	_	_	_	2	_	_	2	_	_	2	ms
Transceiver block minimum power-down pulse width	_	_	1		_	1	_	_	1	—	μs

Symbol/	Oggelitions		C6			C7, I7			C 8		11
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Receiver					•	•		•	•		
Supported I/O Standards	1.4 V PCML, 1.5 V PCML, 2.5 V PCML, LVPECL, LVDS										
Data rate (F324 and smaller package) ⁽¹⁵⁾	_	600	_	2500	600	_	2500	600	_	2500	Mbps
Data rate (F484 and larger package) ⁽¹⁵⁾	—	600	_	3125	600	_	3125	600	_	2500	Mbps
Absolute V _{MAX} for a receiver pin <i>(3)</i>	—	_	_	1.6	_	_	1.6	_	_	1.6	V
Operational V _{MAX} for a receiver pin	—	_	_	1.5	_	_	1.5	_	_	1.5	V
Absolute V _{MIN} for a receiver pin	_	-0.4	_	_	-0.4	_	_	-0.4	_	_	V
Peak-to-peak differential input voltage V _{ID} (diff p-p)	V _{ICM} = 0.82 V setting, Data Rate = 600 Mbps to 3.125 Gbps	0.1	_	2.7	0.1	_	2.7	0.1	_	2.7	V
V _{ICM}	V _{ICM} = 0.82 V setting	_	820 ± 10%	_	_	820 ± 10%	_	_	820 ± 10%	_	mV
Differential on-chip	100– Ω setting		100	—	_	100		_	100	—	Ω
termination resistors	150– Ω setting	_	150	_	_	150		_	150	—	Ω
Differential and common mode return loss	PIPE, Serial Rapid I/O SR, SATA, CPRI LV, SDI, XAUI					Compliant	Ľ				_
Programmable ppm detector ⁽⁴⁾	—				± 62.5	, 100, 128 250, 300					ppm
Clock data recovery (CDR) ppm tolerance (without spread-spectrum clocking enabled)				±300 <i>(5)</i> , ±350 <i>(6)</i> , <i>(7)</i>			±300 (5), ±350 (6), (7)		_	±300 (5), ±350 (6), (7)	ppm
CDR ppm tolerance (with synchronous spread-spectrum clocking enabled) ⁽⁸⁾	_	_		350 to 5350 (7), (9)	_		350 to 5350 (7), (9)	_		350 to 5350 (7), (9)	ppm
Run length	—		80		—	80	_	—	80		UI
	No Equalization		—	1.5	—	_	1.5	—	_	1.5	dB
Programmable	Medium Low		_	4.5	_	_	4.5	_		4.5	dB
equalization	Medium High		_	5.5	—	_	5.5	—	_	5.5	dB
	High	—		7	-	_	7	-	_	7	dB

Table 1–21.	Transceiver S	necification fo	r Cyclone	IV GX Devices	(Part 2 of 4)
	Inalisourior o	poontioution to		11 UN DU11003	(1 41 (2 01 4)

Symbol/	0		C6			C7, I7			C 8		
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Signal detect/loss threshold	PIPE mode	65	_	175	65	_	175	65	_	175	mV
t _{LTR} (10)	_			75			75			75	μs
t _{LTR-LTD_Manual} (11)	—	15	_	_	15	—	—	15	_	—	μs
t _{LTD} (12)	—	0	100	4000	0	100	4000	0	100	4000	ns
t _{LTD_Manual} (13)	—			4000	—	—	4000			4000	ns
t _{LTD_Auto} (14)		_		4000	_	_	4000	_		4000	ns
Receiver buffer and CDR offset cancellation time (per channel)	_			17000	_	_	17000		_	17000	recon fig_c lk cycles
	DC Gain Setting = 0	_	0		_	0	_	_	0	_	dB
Programmable DC gain	DC Gain Setting = 1	_	3	_	_	3	_		3	_	dB
	DC Gain Setting = 2	_	6	_	_	6	_		6	_	dB
Transmitter											
Supported I/O Standards	1.5 V PCML										
Data rate (F324 and smaller package)	_	600	_	2500	600	_	2500	600	_	2500	Mbps
Data rate (F484 and larger package)	_	600	_	3125	600	_	3125	600	_	2500	Mbps
V _{OCM}	0.65 V setting		650	—	—	650	—	_	650	—	mV
Differential on-chip	100– Ω setting		100		—	100	—	_	100	—	Ω
termination resistors	150– Ω setting		150	_	—	150	—		150	—	Ω
Differential and common mode return loss	PIPE, CPRI LV, Serial Rapid I/O SR, SDI, XAUI, SATA				·	Complian	t				_
Rise time		50		200	50		200	50		200	ps
Fall time	—	50		200	50	—	200	50		200	ps
Intra-differential pair skew	—	_	_	15	-	-	15	_	_	15	ps
Intra-transceiver block skew	—		_	120	-	_	120	_	_	120	ps

Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 3 of 4)

Figure 1–2 shows the lock time parameters in manual mode.

LTD = lock-to-data. LTR = lock-to-reference.





Figure 1–2. Lock Time Parameters for Manual Mode

Figure 1–3 shows the lock time parameters in automatic mode.

Figure 1–3. Lock Time Parameters for Automatic Mode



Device				Perfor	mance				
Device	C6	C7	C8	C8L ⁽¹⁾	C9L ⁽¹⁾	17	18L (1)	A7	– Unit
EP4CE55	500	437.5	402	362	265	437.5	362	—	MHz
EP4CE75	500	437.5	402	362	265	437.5	362	—	MHz
EP4CE115	_	437.5	402	362	265	437.5	362	—	MHz
EP4CGX15	500	437.5	402	—	—	437.5	—	—	MHz
EP4CGX22	500	437.5	402	_	—	437.5	_		MHz
EP4CGX30	500	437.5	402	—	—	437.5	—	—	MHz
EP4CGX50	500	437.5	402	—	—	437.5	—	—	MHz
EP4CGX75	500	437.5	402	_	—	437.5	_		MHz
EP4CGX110	500	437.5	402	—	—	437.5	—	—	MHz
EP4CGX150	500	437.5	402			437.5			MHz

Table 1–24. Clock Tree Performance for Cyclone IV Devices (Part 2 of 2)

Note to Table 1-24:

(1) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades.

PLL Specifications

Table 1–25 lists the PLL specifications for Cyclone IV devices when operating in the commercial junction temperature range (0°C to 85°C), the industrial junction temperature range (–40°C to 100°C), the extended industrial junction temperature range (–40°C to 125°C), and the automotive junction temperature range (–40°C to 125°C). For more information about the PLL block, refer to "Glossary" on page 1–37.

 Table 1–25. PLL Specifications for Cyclone IV Devices ^{(1), (2)} (Part 1 of 2)

Symbol	Parameter	Min	Тур	Max	Unit
	Input clock frequency (-6, -7, -8 speed grades)	5	_	472.5	MHz
f _{IN} (3)	Input clock frequency (–8L speed grade)	5		362	MHz
	Input clock frequency (–9L speed grade)	5	_	265	MHz
f _{INPFD}	PFD input frequency	5		325	MHz
f _{VCO} (4)	PLL internal VCO operating range	600		1300	MHz
f _{INDUTY}	Input clock duty cycle	40		60	%
t _{injitter_CCJ} (5)	Input clock cycle-to-cycle jitter $F_{REF} \ge 100 \text{ MHz}$	_		0.15	UI
-	F _{REF} < 100 MHz	—	_	±750	ps
f _{OUT_EXT} (external clock output) ⁽³⁾	PLL output frequency	_	_	472.5	MHz
	PLL output frequency (-6 speed grade)	—		472.5	MHz
	PLL output frequency (-7 speed grade)		_	450	MHz
f _{OUT} (to global clock)	PLL output frequency (-8 speed grade)	—		402.5	MHz
	PLL output frequency (-8L speed grade)	—		362	MHz
	PLL output frequency (-9L speed grade)	—		265	MHz
toutduty	Duty cycle for external clock output (when set to 50%)	45	50	55	%
t _{LOCK}	Time required to lock from end of device configuration	_	_	1	ms

- ***** For more information about the supported maximum clock rate, device and pin planning, IP implementation, and device termination, refer to *Section III: System Performance Specifications* of the *External Memory Interfaces Handbook*.
- Actual achievable frequency depends on design- and system-specific factors. Perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specifications

Table 1–31 through Table 1–36 list the high-speed I/O timing for Cyclone IV devices. For definitions of high-speed timing specifications, refer to "Glossary" on page 1–37.

Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4) (Part 1 of 2)

0 milest			C6			C7, I	7		C8, A	7		C8L, I	8L		C9L		
Symbol	Modes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
	×10	5		180	5		155.5	5		155.5	5		155.5	5	—	132.5	MHz
	×8	5		180	5		155.5	5		155.5	5		155.5	5		132.5	MHz
f _{HSCLK} (input clock	×7	5	_	180	5	—	155.5	5	_	155.5	5	_	155.5	5	_	132.5	MHz
(input clock frequency)	×4	5	_	180	5	—	155.5	5	_	155.5	5	_	155.5	5	_	132.5	MHz
1 37	×2	5		180	5		155.5	5		155.5	5		155.5	5		132.5	MHz
	×1	5	_	360	5		311	5	_	311	5	_	311	5		265	MHz
	×10	100	_	360	100		311	100	_	311	100	_	311	100	_	265	Mbps
	×8	80		360	80		311	80		311	80		311	80		265	Mbps
Device operation in	×7	70		360	70	—	311	70		311	70		311	70	—	265	Mbps
Mbps	×4	40		360	40	—	311	40		311	40		311	40	—	265	Mbps
	×2	20	_	360	20		311	20	_	311	20	_	311	20	—	265	Mbps
	×1	10		360	10	—	311	10		311	10		311	10	—	265	Mbps
t _{DUTY}	—	45		55	45		55	45		55	45		55	45		55	%
Transmitter channel-to- channel skew (TCCS)	_	_		200	_	_	200	_	_	200	_		200	_	_	200	ps
Output jitter (peak to peak)	—	_	_	500	_	_	500	_	_	550	_	_	600	_	_	700	ps
t _{RISE}	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500		_	500		ps
t _{FALL}	20 – 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	_	500		ps

Symbol	Modes		C6			C 7, I	7		C8, A	7		C8L, I	BL		C9L		Unit
Symbol	WOUCS	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIIIL
t _{LOCK} (3)				1	—	—	1	—	_	1		—	1			1	ms

Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices ^{(1), (2), (4)} (Part 2 of 2)

Notes to Table 1-31:

(1) Applicable for true RSDS and emulated RSDS_E_3R transmitter.

(2) Cyclone IV E devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated RSDS transmitter is supported at the output pin of all I/O Banks. Cyclone IV GX devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the

pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
(3) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Gumbal	Madac		C6			C7, 17	,		C8, A7	7	(C8L, 18	SL		C9L		Unit
Symbol	Modes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UNIT
	×10	5	—	85	5	—	85	5		85	5		85	5	—	72.5	MHz
	×8	5		85	5		85	5	-	85	5	_	85	5	—	72.5	MHz
f _{HSCLK} (input clock	×7	5	—	85	5	_	85	5	_	85	5	_	85	5	—	72.5	MHz
frequency)	×4	5		85	5		85	5	_	85	5	_	85	5	—	72.5	MHz
,	×2	5	_	85	5	_	85	5		85	5		85	5	_	72.5	MHz
	×1	5	_	170	5	_	170	5	_	170	5	_	170	5	—	145	MHz
	×10	100		170	100		170	100	_	170	100	_	170	100	—	145	Mbps
	×8	80	—	170	80		170	80	_	170	80	_	170	80	—	145	Mbps
Device operation in	×7	70	—	170	70		170	70	_	170	70	_	170	70	—	145	Mbps
Mbps	×4	40	—	170	40	_	170	40	_	170	40	_	170	40	—	145	Mbps
	×2	20	_	170	20		170	20	_	170	20	_	170	20	—	145	Mbps
	×1	10	_	170	10	_	170	10	_	170	10	_	170	10	—	145	Mbps
t _{DUTY}	—	45	_	55	45	-	55	45	_	55	45	_	55	45	—	55	%
TCCS	—	—	_	200	_		200	_	_	200	_	_	200	_	—	200	ps
Output jitter (peak to peak)	_	_	_	500	_	_	500	_	_	550	_	_	600	_		700	ps
	20-80%,																
t _{RISE}	C _{LOAD} = 5 pF	-	500		_	500		_	500		_	500		_	500	—	ps
t _{FALL}	20 - 80%, C _{LOAD} =	_	500	_	_	500	_	_	500	_	_	500	_	_	500		ps
	5 pF																

Table 1–32. Emulated RSDS_E_1R Transmitter Timing Specifications for Cyclone IV Devices ^{(1), (3)} (Part 1 of 2)

Gumbal	Madaa	C	6	C 7	, 17	C 8,	, A7	C8L	, 18L	C	9L	11
Symbol	Modes	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	×10	5	420	5	370	5	320	5	320	5	250	MHz
	×8	5	420	5	370	5	320	5	320	5	250	MHz
f _{HSCLK} (input	×7	5	420	5	370	5	320	5	320	5	250	MHz
clock frequency)	×4	5	420	5	370	5	320	5	320	5	250	MHz
	×2	5	420	5	370	5	320	5	320	5	250	MHz
	×1	5	420	5	402.5	5	402.5	5	362	5	265	MHz
	×10	100	840	100	740	100	640	100	640	100	500	Mbps
	×8	80	840	80	740	80	640	80	640	80	500	Mbps
	×7	70	840	70	740	70	640	70	640	70	500	Mbps
HSIODR	×4	40	840	40	740	40	640	40	640	40	500	Mbps
	×2	20	840	20	740	20	640	20	640	20	500	Mbps
	×1	10	420	10	402.5	10	402.5	10	362	10	265	Mbps
t _{DUTY}	—	45	55	45	55	45	55	45	55	45	55	%
TCCS	—	_	200	_	200	—	200		200	—	200	ps
Output jitter (peak to peak)	_	_	500	_	500	_	550		600	_	700	ps
t _{LOCK} (2)	—	—	1	—	1		1	—	1	—	1	ms

Table 1–34. True LVDS Transmitter Timing Specifications for Cyclone IV Devices ^{(1), (3)}

Notes to Table 1-34:

(1) Cyclone IV E—true LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Cyclone IV GX—true LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6.

(2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices ^{(1), (3)} (Part 1 of 2)

Gumbal	Madaa	C	6	C7,	, 17	C8,	A7	C8L	, 18L	C	9L	Unit
Symbol	Modes	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	×10	5	320	5	320	5	275	5	275	5	250	MHz
	×8	5	320	5	320	5	275	5	275	5	250	MHz
f _{HSCLK} (input clock	×7	5	320	5	320	5	275	5	275	5	250	MHz
frequency)	×4	5	320	5	320	5	275	5	275	5	250	MHz
1 37	×2	5	320	5	320	5	275	5	275	5	250	MHz
	×1	5	402.5	5	402.5	5	402.5	5	362	5	265	MHz
	×10	100	640	100	640	100	550	100	550	100	500	Mbps
	×8	80	640	80	640	80	550	80	550	80	500	Mbps
HSIODR	×7	70	640	70	640	70	550	70	550	70	500	Mbps
HOIDDN	×4	40	640	40	640	40	550	40	550	40	500	Mbps
	×2	20	640	20	640	20	550	20	550	20	500	Mbps
	×1	10	402.5	10	402.5	10	402.5	10	362	10	265	Mbps

• For more information about the supported maximum clock rate, device and pin planning, IP implementation, and device termination, refer to *Section III: System Performance Specifications* of the *External Memory Interface Handbook*.

Table 1–37 lists the memory output clock jitter specifications for Cyclone IV devices.

Table 1–37. Memory Output Clock Jitter Specifications for Cyclone IV Devices (1), (2)

Parameter	Symbol	Min	Max	Unit
Clock period jitter	t _{JIT(per)}	-125	125	ps
Cycle-to-cycle period jitter	t _{JIT(cc)}	-200	200	ps
Duty cycle jitter	t _{JIT(duty)}	-150	150	ps

Notes to Table 1-37:

(1) Memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2 standard.

(2) The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL output routed on a global clock (GCLK) network.

Duty Cycle Distortion Specifications

Table 1–38 lists the worst case duty cycle distortion for Cyclone IV devices.

Table 1–38. Duty Cycle Distortion on Cyclone IV Devices I/O Pins (1), (2), (3)

Symbol	C6		C7, I7		C8, I8L, A7		C9L		Unit
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Output Duty Cycle	45	55	45	55	45	55	45	55	%

Notes to Table 1-38:

(1) The duty cycle distortion specification applies to clock outputs from the PLLs, global clock tree, and IOE driving the dedicated and general purpose I/O pins.

(2) Cyclone IV devices meet the specified duty cycle distortion at the maximum output toggle rate for each combination of I/O standard and current strength.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

OCT Calibration Timing Specification

Table 1–39 lists the duration of calibration for series OCT with calibration at device power-up for Cyclone IV devices.

Table 1–39. Timing Specification for Series OCT with Calibration at Device Power-Up for Cyclone IV Devices $^{(1)}$

Symbol	Description	Maximum	Units	
t _{octcal}	Duration of series OCT with calibration at device power-up	20	μs	

Note to Table 1-39:

(1) OCT calibration takes place after device configuration and before entering user mode.

Table 1–44 and Table 1–45 list the IOE programmable delay for Cyclone IV GX devices.

		Number	Numbor		Max Offset					
Parameter	Paths Affected	of Settings	Min Offset	Fast Corner		Slow Corner			Unit	
				C6	17	C6	C7	C8	17	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.313	1.209	2.184	2.336	2.451	2.387	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.312	1.208	2.200	2.399	2.554	2.446	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.438	0.404	0.751	0.825	0.886	0.839	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.713	0.682	1.228	1.41	1.566	1.424	ns

Notes to Table 1-44:

(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

		Numbor	lumber Min of Offset _	Max Offset						
Parameter	Paths Affected	of		Fast Corner		Slow Corner			Unit	
		Settings		C6	17	C6	C 7	C8	17	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.210	2.209	2.398	2.526	2.443	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.313	1.208	2.205	2.406	2.563	2.450	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.461	0.421	0.789	0.869	0.933	0.884	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.712	0.682	1.225	1.407	1.562	1.421	ns

Table 1–45. IOE Programmable Delay on Row Pins for Cyclone IV GX Devices (1), (2)

Notes to Table 1-45:

(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software

Table 1-46. Glossary (Part 3 of 5)

Letter	Term	Definitions							
	R _L	Receiver differential input discrete resistor (external to Cyclone IV devices).							
R	Receiver Input Waveform	Receiver input waveform for LVDS and LVPECL differential standards: Single-Ended Waveform V_{ID} Positive Channel (p) = V_{IH} Negative Channel (n) = V_{IL} Ground Differential Waveform (Mathematical Function of Positive & Negative Channel) V_{ID} V_{ID} V_{ID} V_{ID}							
	Receiver input skew margin (RSKM)	High-speed I/O block: The total margin left after accounting for the sampling window and TCCS. RSKM = (TUI – SW – TCCS) / 2.							
S	Single-ended voltage- referenced I/O Standard	VCCIO VOH VIH(DC) VIH(DC) VIH(DC) VIL(AC) Vol Vol							
	SW (Sampling Window)	High-speed I/O block: The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window.							

Letter	Term	Definitions							
	t _C	High-speed receiver and transmitter input and output clock period.							
	Channel-to- channel-skew (TCCS)	High-speed I/O block: The timing difference between the fastest and slowest output edges, including t_{CO} variation and clock skew. The clock is included in the TCCS measurement.							
	t _{cin}	Delay from the clock pad to the I/O input register.							
	t _{co}	Delay from the clock pad to the I/O output.							
	t _{cout}	Delay from the clock pad to the I/O output register.							
	t _{DUTY}	High-speed I/O block: Duty cycle on high-speed transmitter output clock.							
	t _{FALL}	Signal high-to-low transition time (80–20%).							
	t _H	Input register hold time.							
	Timing Unit Interval (TUI)	High-speed I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_C/w)$.							
	t _{INJITTER}	Period jitter on the PLL clock input.							
	t _{outjitter_dedclk}	Period jitter on the dedicated clock output driven by a PLL.							
	t _{outjitter_i0}	Period jitter on the general purpose I/O driven by a PLL.							
	t _{pllcin}	Delay from the PLL inclk pad to the I/O input register.							
т	t _{plicout}	Delay from the PLL inclk pad to the I/O output register.							
	Transmitter Output Waveform	Transmitter output waveforms for the LVDS, mini-LVDS, PPDS and RSDS Differential I/O Standards: Single-Ended Waveform V_{OD} $V_{$							
	t _{RISE}	Signal low-to-high transition time (20–80%).							
	t _{SU}	Input register setup time.							
U	—	_							

Table 1–46. Glossary (Part 4 of 5)