
Intel - EP4CGX110CF23I7 Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Active |
|--------------------------------|--|
| Number of LABs/CLBs | 6839 |
| Number of Logic Elements/Cells | 109424 |
| Total RAM Bits | 5621760 |
| Number of I/O | 270 |
| Number of Gates | - |
| Voltage - Supply | 1.16V ~ 1.24V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 484-BGA |
| Supplier Device Package | 484-FBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep4cgx110cf23i7 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Cyclone IV E industrial devices I7 are offered with extended operating temperature range.

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Cyclone IV devices. The values are based on experiments conducted with the device and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied at these conditions. Table 1–1 lists the absolute maximum ratings for Cyclone IV devices.



Conditions beyond those listed in Table 1–1 cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time have adverse effects on the device.

| Symbol | Parameter | Min | Max | Unit |
|-----------------------|--|------|------|------|
| V _{CCINT} | Core voltage, PCI Express [®] (PCIe [®]) hard IP block, and transceiver physical coding sublayer (PCS) power supply | -0.5 | 1.8 | V |
| V _{CCA} | Phase-locked loop (PLL) analog power supply | -0.5 | 3.75 | V |
| V _{CCD_PLL} | PLL digital power supply | -0.5 | 1.8 | V |
| V _{CCIO} | I/O banks power supply | -0.5 | 3.75 | V |
| V _{CC_CLKIN} | Differential clock input pins power supply | -0.5 | 4.5 | V |
| V _{CCH_GXB} | Transceiver output buffer power supply | -0.5 | 3.75 | V |
| V _{CCA_GXB} | Transceiver physical medium attachment (PMA) and auxiliary power supply | -0.5 | 3.75 | V |
| V _{CCL_GXB} | Transceiver PMA and auxiliary power supply | -0.5 | 1.8 | V |
| VI | DC input voltage | -0.5 | 4.2 | V |
| I _{OUT} | DC output current, per pin | -25 | 40 | mA |
| T _{STG} | Storage temperature | -65 | 150 | °C |
| TJ | Operating junction temperature | -40 | 125 | °C |

Table 1–1. Absolute Maximum Ratings for Cyclone IV Devices (1)

Note to Table 1–1:

(1) Supply voltage specifications apply to voltage readings taken at the device pins with respect to ground, not at the power supply.

Maximum Allowed Overshoot or Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in Table 1–2 and undershoot to –2.0 V for a magnitude of currents less than 100 mA and for periods shorter than 20 ns. Table 1–2 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the lifetime of the device. The maximum allowed overshoot duration is specified as a percentage of high-time over the lifetime of the device.


A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for 65% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 65/10ths of a year.

| Symbol | Parameter | Condition (V) | Overshoot Duration as % of High Time | Unit |
|------------------------------------|-----------------------|-----------------------|--------------------------------------|------|
| | | V ₁ = 4.20 | 100 | % |
| | V ₁ = 4.25 | 98 | % | |
| V _i AC Input Voltage | | V ₁ = 4.30 | 65 | % |
| | | V ₁ = 4.35 | 43 | % |
| | | $V_1 = 4.40$ | 29 | % |
| | Voltago | $V_1 = 4.45$ | 20 | % |
| | | $V_1 = 4.50$ | 13 | % |
| | | V ₁ = 4.55 | 9 | % |
| | | $V_1 = 4.60$ | 6 | % |

Table 1–2. Maximum Allowed Overshoot During Transitions over a 10-Year Time Frame for Cyclone IV Devices

Figure 1–1 shows the methodology to determine the overshoot duration. The overshoot voltage is shown in red and is present on the input pin of the Cyclone IV device at over 4.3 V but below 4.4 V. From Table 1–2, for an overshoot of 4.3 V, the percentage of high time for the overshoot can be as high as 65% over a 10-year period. Percentage of high time is calculated as ([delta T]/T) × 100. This 10-year period assumes that the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal. For lower I/O toggle rates and situations in which the device is in an idle state, lifetimes are increased.





| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------|--|---|-------|-----|-------------------|------|
| V _{CCA_GXB} | Transceiver PMA and auxiliary power supply | _ | 2.375 | 2.5 | 2.625 | V |
| V _{CCL_GXB} | Transceiver PMA and auxiliary power supply | _ | 1.16 | 1.2 | 1.24 | V |
| VI | DC input voltage | — | -0.5 | | 3.6 | V |
| V ₀ | DC output voltage | — | 0 | — | V _{CCIO} | V |
| т | Operating junction temperature | For commercial use | 0 | — | 85 | °C |
| TJ | Operating junction temperature | For industrial use | -40 | | 100 | °C |
| t _{RAMP} | Power supply ramp time | Standard power-on reset (POR) ⁽⁷⁾ | 50 µs | _ | 50 ms | _ |
| | | Fast POR ⁽⁸⁾ | 50 µs | | 3 ms | _ |
| I _{Diode} | Magnitude of DC current across PCI-clamp diode when enabled | _ | _ | _ | 10 | mA |

Table 1-4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 2 of 2)

Notes to Table 1-4:

- (1) All VCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.
- (2) You must connect $V_{CCD PLL}$ to V_{CCINT} through a decoupling capacitor and ferrite bead.
- (3) Power supplies must rise monotonically.
- (4) V_{CCI0} for all I/O banks must be powered up during device operation. Configurations pins are powered up by V_{CCI0} of I/O Banks 3, 8, and 9 where I/O Banks 3 and 9 only support V_{CCI0} of 1.5, 1.8, 2.5, 3.0, and 3.3 V. For fast passive parallel (FPP) configuration mode, the V_{CCI0} level of I/O Bank 8 must be powered up to 1.5, 1.8, 2.5, 3.0, and 3.3 V.
- (5) You must set $V_{CC_{CLKIN}}$ to 2.5 V if you use CLKIN as a high-speed serial interface (HSSI) refclk or as a DIFFCLK input.
- (6) The CLKIN pins in I/O Banks 3B and 8B can support single-ended I/O standard when the pins are used to clock left PLLs in non-transceiver applications.
- (7) The POR time for Standard POR ranges between 50 and 200 ms. V_{CCINT}, V_{CCA}, and V_{CCIO} of I/O Banks 3, 8, and 9 must reach the recommended operating range within 50 ms.
- (8) The POR time for Fast POR ranges between 3 and 9 ms. V_{CCINT}, V_{CCA}, and V_{CCIO} of I/O Banks 3, 8, and 9 must reach the recommended operating range within 3 ms.

ESD Performance

This section lists the electrostatic discharge (ESD) voltages using the human body model (HBM) and charged device model (CDM) for Cyclone IV devices general purpose I/Os (GPIOs) and high-speed serial interface (HSSI) I/Os. Table 1–5 lists the ESD for Cyclone IV devices GPIOs and HSSI I/Os.

| Table 1–5. ESD for Cyclone IV Devices GPIOs and HSSI I/0 |
|--|
|--|

| Symbol | Parameter | Passing Voltage | Unit |
|---------|--|-----------------|------|
| M | ESD voltage using the HBM (GPIOs) ⁽¹⁾ | ± 2000 | V |
| VESDHBM | ESD using the HBM (HSSI I/Os) ⁽²⁾ | ± 1000 | V |
| V | ESD using the CDM (GPIOs) | ± 500 | V |
| VESDCDM | ESD using the CDM (HSSI I/Os) ⁽²⁾ | ± 250 | V |

Notes to Table 1-5:

(1) The passing voltage for EP4CGX15 and EP4CGX30 row I/Os is ±1000V.

(2) This value is applicable only to Cyclone IV GX devices.

The OCT resistance may vary with the variation of temperature and voltage after calibration at device power-up. Use Table 1–10 and Equation 1–1 to determine the final OCT resistance considering the variations after calibration at device power-up. Table 1–10 lists the change percentage of the OCT resistance with voltage and temperature.

| Nominal Voltage | dR/dT (%/°C) | dR/dV (%/mV) |
|-----------------|--------------|--------------|
| 3.0 | 0.262 | -0.026 |
| 2.5 | 0.234 | -0.039 |
| 1.8 | 0.219 | -0.086 |
| 1.5 | 0.199 | -0.136 |
| 1.2 | 0.161 | -0.288 |

Equation 1–1. Final OCT Resistance ^{(1), (2), (3), (4), (5), (6)}

$$\begin{split} &\Delta R_V = (V_2 - V_1) \times 1000 \times dR/dV - (7) \\ &\Delta R_T = (T_2 - T_1) \times dR/dT - (8) \\ &For \ \Delta R_x < 0; \ MF_x = 1/ \ (|\Delta R_x|/100 + 1) - (9) \\ &For \ \Delta R_x > 0; \ MF_x = \Delta R_x/100 + 1 - (10) \\ &MF = MF_V \times MF_T - (11) \\ &R_{final} = R_{initial} \times MF - (12) \end{split}$$

Notes to Equation 1–1:

- (1) T_2 is the final temperature.
- (2) T_1 is the initial temperature.
- (3) MF is multiplication factor.
- (4) R_{final} is final resistance.
- (5) R_{initial} is initial resistance.
- (6) Subscript $_x$ refers to both $_V$ and $_T$.
- (7) ΔR_V is a variation of resistance with voltage.
- (8) ΔR_T is a variation of resistance with temperature.
- (9) dR/dT is the change percentage of resistance with temperature after calibration at device power-up.
- (10) dR/dV is the change percentage of resistance with voltage after calibration at device power-up.

(11) V_2 is final voltage.

(12) V_1 is the initial voltage.

Internal Weak Pull-Up and Weak Pull-Down Resistor

Table 1–12 lists the weak pull-up and pull-down resistor values for Cyclone IV devices.

Table 1–12. Internal Weak Pull-Up and Weak Pull-Down Resistor Values for Cyclone IV Devices ⁽¹⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------|--|---|-----|-----|-----|------|
| R_PU | | $V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (2), (3) | 7 | 25 | 41 | kΩ |
| | Value of the I/O pin pull-up resistor | $V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (2), (3) | 7 | 28 | 47 | kΩ |
| | before and during configuration, as well as user mode if you enable the programmable pull-up resistor option | $V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (2), (3) | 8 | 35 | 61 | kΩ |
| | | $V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (2), (3) | 10 | 57 | 108 | kΩ |
| | | $V_{CCIO} = 1.5 \text{ V} \pm 5\%$ (2), (3) | 13 | 82 | 163 | kΩ |
| | | $V_{CCIO} = 1.2 \text{ V} \pm 5\%$ (2), (3) | 19 | 143 | 351 | kΩ |
| R_PD | Value of the I/O pin pull-down resistor before and during configuration | $V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (4) | 6 | 19 | 30 | kΩ |
| | | $V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (4) | 6 | 22 | 36 | kΩ |
| | | $V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (4) | 6 | 25 | 43 | kΩ |
| | | $V_{CCIO} = 1.8 V \pm 5\%$ (4) | 7 | 35 | 71 | kΩ |
| | | $V_{CCIO} = 1.5 V \pm 5\%$ (4) | 8 | 50 | 112 | kΩ |

Notes to Table 1–12:

- (1) All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK.
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .
- $\begin{array}{ll} \text{(3)} & \text{R}_{_{PU}} = (\text{V}_{\text{CCI0}} \text{V}_{\text{I}})/\text{I}_{\text{R}_{_{PU}}} \\ & \text{Minimum condition: } -40^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} + 5\%, \ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 5\% 50 \ \text{mV}; \\ & \text{Typical condition: } 25^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}}, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = 10^{\circ}\text{C}; \ \text{W}_{\text{CO}} = 10^{\circ}\text{C}; \ \text{W$
- $\begin{array}{ll} (4) & R_{_PD} = V_I/I_{R_PD} \\ & \text{Minimum condition:} -40^{\circ}\text{C}; \ V_{CCIO} = V_{CC} + 5\%, \ V_I = 50 \ \text{mV}; \\ & \text{Typical condition:} \ 25^{\circ}\text{C}; \ V_{CCIO} = V_{CC}, \ V_I = V_{CC} 5\%; \\ & \text{Maximum condition:} \ 100^{\circ}\text{C}; \ V_{CCIO} = V_{CC} 5\%, \ V_I = V_{CC} 5\%; \ \text{in which } V_I \ \text{refers to the input voltage at the I/O pin.} \end{array}$

Hot-Socketing

Table 1–13 lists the hot-socketing specifications for Cyclone IV devices.

Table 1–13. Hot-Socketing Specifications for Cyclone IV Devices

| Symbol | Parameter | Maximum |
|-------------------------|-----------------------------------|-----------------|
| I _{IOPIN(DC)} | DC current per I/O pin | 300 μA |
| I _{IOPIN(AC)} | AC current per I/O pin | 8 mA <i>(1)</i> |
| I _{XCVRTX(DC)} | DC current per transceiver TX pin | 100 mA |
| I _{XCVRRX(DC)} | DC current per transceiver RX pin | 50 mA |

Note to Table 1-13:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |IIOPIN| = C dv/dt, in which C is the I/O pin capacitance and dv/dt is the slew rate.

During hot-socketing, the I/O pin capacitance is less than 15 pF and the clock pin capacitance is less than 20 pF.

Schmitt Trigger Input

Cyclone IV devices support Schmitt trigger input on the TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signals with slow edge rate. Table 1–14 lists the hysteresis specifications across the supported V_{CCIO} range for Schmitt trigger inputs in Cyclone IV devices.

 Table 1–14.
 Hysteresis Specifications for Schmitt Trigger Input in Cyclone IV Devices

| Symbol | Parameter | Conditions (V) | Minimum | Unit |
|----------------------|--------------------------------|-------------------------|---------|------|
| | | V _{CCI0} = 3.3 | 200 | mV |
| V _{SCHMITT} | Hysteresis for Schmitt trigger | V _{CCI0} = 2.5 | 200 | mV |
| | input | V _{CCI0} = 1.8 | 140 | mV |
| | | V _{CCI0} = 1.5 | 110 | mV |

I/O Standard Specifications

The following tables list input voltage sensitivities (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}), for various I/O standards supported by Cyclone IV devices. Table 1–15 through Table 1–20 provide the I/O standard specifications for Cyclone IV devices.

| 1/0 Standard | | V _{ccio} (V | | V _{IL} (V) | | V _{IH} (V) | | V _{OL} (V) | V _{OH} (V) | I _{OL} | I _{OH} |
|------------------------|-------|----------------------|-------|---------------------|-----------------------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|-----------------|-----------------|
| I/O Standard | Min | Тур | Max | Min | Max | Min | Max | Max | Min | (mA) (4) | (mA) (4) |
| 3.3-V LVTTL <i>(3)</i> | 3.135 | 3.3 | 3.465 | — | 0.8 | 1.7 | 3.6 | 0.45 | 2.4 | 4 | -4 |
| 3.3-V LVCMOS (3) | 3.135 | 3.3 | 3.465 | | 0.8 | 1.7 | 3.6 | 0.2 | V _{CCI0} - 0.2 | 2 | -2 |
| 3.0-V LVTTL (3) | 2.85 | 3.0 | 3.15 | -0.3 | 0.8 | 1.7 | V _{CCI0} + 0.3 | 0.45 | 2.4 | 4 | -4 |
| 3.0-V LVCMOS (3) | 2.85 | 3.0 | 3.15 | -0.3 | 0.8 | 1.7 | V _{CCI0} + 0.3 | 0.2 | $V_{CC10} - 0.2$ | 0.1 | -0.1 |
| 2.5 V ⁽³⁾ | 2.375 | 2.5 | 2.625 | -0.3 | 0.7 | 1.7 | V _{CCI0} + 0.3 | 0.4 | 2.0 | 1 | -1 |
| 1.8 V | 1.71 | 1.8 | 1.89 | -0.3 | 0.35 x V _{CCI0} | 0.65 x V _{CCI0} | 2.25 | 0.45 | V _{CCI0} – 0.45 | 2 | -2 |
| 1.5 V | 1.425 | 1.5 | 1.575 | -0.3 | 0.35 x V _{CCI0} | 0.65 x V _{CCI0} | V _{CCI0} + 0.3 | 0.25 x V _{CCIO} | 0.75 x V _{CCIO} | 2 | -2 |
| 1.2 V | 1.14 | 1.2 | 1.26 | -0.3 | 0.35 x V _{CCI0} | 0.65 x V _{CCI0} | V _{CCI0} + 0.3 | 0.25 x V _{CCIO} | 0.75 x V _{CCIO} | 2 | -2 |
| 3.0-V PCI | 2.85 | 3.0 | 3.15 | | 0.3 x V _{CCIO} | 0.5 x V _{CCIO} | V _{CCI0} + 0.3 | 0.1 x V _{CCIO} | 0.9 x V _{CCIO} | 1.5 | -0.5 |
| 3.0-V PCI-X | 2.85 | 3.0 | 3.15 | _ | 0.35 x V _{CCI0} | 0.5 x V _{CCI0} | V _{CCI0} + 0.3 | $0.1 \times V_{CCIO}$ | $0.9 \times V_{CCIO}$ | 1.5 | -0.5 |

Table 1–15. Single-Ended I/O Standard Specifications for Cyclone IV Devices (1), (2)

Notes to Table 1–15:

(1) For voltage-referenced receiver input waveform and explanation of terms used in Table 1–15, refer to "Glossary" on page 1–37.

(2) AC load CL = 10 pF

(3) For more information about interfacing Cyclone IV devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O standards, refer to AN 447: Interfacing Cyclone III and Cyclone IV Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.

(4) To meet the loL and loH specifications, you must set the current strength settings accordingly. For example, to meet the **3.3-V LVTTL** specification (4 mA), set the current strength settings to 4 mA or higher. Setting at lower current strength may not meet the loL and loH specifications in the handbook.

| 1/0 Ober devid | | V _{CCIO} (V) | | V _{ID} (| (mV) | | V _{ICM} (V) ⁽²⁾ | | Vo | _D (mV) | (3) | V _{0S} (V) ⁽³⁾ | | | |
|--|-------|-----------------------|-------|-------------------|------|------|-------------------------------------|------|-----|-------------------|-----|------------------------------------|------|-------|--|
| I/O Standard | Min | Тур | Max | Min | Max | Min | Condition | Max | Min | Тур | Max | Min | Тур | Max | |
| | | | | | | 0.05 | $D_{MAX} \leq ~500~Mbps$ | 1.80 | | | | | | | |
| LVDS (Column I/Os) | 2.375 | 2.5 | 2.625 | 100 | _ | 0.55 | ≤ 700 Mbps | | 247 | _ | 600 | 1.125 | 1.25 | 1.375 | |
| ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | | | | 1.05 | D _{MAX} > 700 Mbps | 1.55 | | | | | | | |
| BLVDS (Row I/Os) ⁽⁴⁾ | 2.375 | 2.5 | 2.625 | 100 | _ | _ | _ | _ | _ | _ | _ | | | _ | |
| BLVDS (Column I/Os) ⁽⁴⁾ | 2.375 | 2.5 | 2.625 | 100 | _ | _ | _ | _ | _ | | _ | _ | _ | | |
| mini-LVDS (Row I/Os) (5) | 2.375 | 2.5 | 2.625 | _ | _ | _ | _ | _ | 300 | _ | 600 | 1.0 | 1.2 | 1.4 | |
| mini-LVDS (Column I/Os) ⁽⁵⁾ | 2.375 | 2.5 | 2.625 | _ | _ | | _ | _ | 300 | _ | 600 | 1.0 | 1.2 | 1.4 | |
| RSDS® (Row I/Os) ⁽⁵⁾ | 2.375 | 2.5 | 2.625 | _ | _ | _ | _ | _ | 100 | 200 | 600 | 0.5 | 1.2 | 1.5 | |
| RSDS (Column I/Os) ⁽⁵⁾ | 2.375 | 2.5 | 2.625 | _ | _ | _ | _ | _ | 100 | 200 | 600 | 0.5 | 1.2 | 1.5 | |
| PPDS (Row I/Os) <i>(</i> 5) | 2.375 | 2.5 | 2.625 | — | _ | | — | | 100 | 200 | 600 | 0.5 | 1.2 | 1.4 | |
| PPDS (Column I/Os) ⁽⁵⁾ | 2.375 | 2.5 | 2.625 | | | | _ | | 100 | 200 | 600 | 0.5 | 1.2 | 1.4 | |

| Table 1-20. | Differential I/O Standard S | pecifications for C | yclone IV Devices ⁽¹⁾ | (Part 2 of 2) |
|-------------|-----------------------------|---------------------|----------------------------------|---------------|
|-------------|-----------------------------|---------------------|----------------------------------|---------------|

Notes to Table 1-20:

(1) For an explanation of terms used in Table 1–20, refer to "Glossary" on page 1–37.

(2) $~V_{IN}$ range: 0 V $\leq V_{IN} \leq$ 1.85 V.

 $(3) \quad R_L \text{ range: } 90 \leq \ R_L \leq \ 110 \ \Omega \, .$

(4) There are no fixed $V_{\rm IN},\,V_{\rm OD},\, and\,V_{\rm OS}$ specifications for BLVDS. They depend on the system topology.

(5) The Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins.

(6) The LVPECL I/O standard is only supported on dedicated clock input pins. This I/O standard is not supported for output pins.

Transceiver Performance Specifications

Table 1–21 lists the Cyclone IV GX transceiver specifications.

Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 1 of 4)

| Symbol/ | 0 and 111 and | | C6 | | | C7, I7 | | | C 8 | | Unit |
|---|--|----------------------------|--------------|-----------|----------------------------|---------------|------------|----------------------------|--------------|----------|--------|
| Description | Conditions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| Reference Clock | | | | | | - | | <u>.</u> | | <u>.</u> | - |
| Supported I/O Standards | | 1.2 V F | PCML, 1.5 | V PCML, 3 | .3 V PCN | 1L, Differe | ntial LVPE | CL, LVD | S, HCSL | | |
| Input frequency from REFCLK input pins | _ | 50 | _ | 156.25 | 50 | _ | 156.25 | 50 | _ | 156.25 | MHz |
| Spread-spectrum modulating clock frequency | Physical interface for PCI Express (PIPE) mode | 30 | _ | 33 | 30 | _ | 33 | 30 | _ | 33 | kHz |
| Spread-spectrum downspread | PIPE mode | _ | 0 to 0.5% | _ | _ | 0 to -0.5% | _ | _ | 0 to 0.5% | _ | _ |
| Peak-to-peak differential input voltage | _ | 0.1 | _ | 1.6 | 0.1 | _ | 1.6 | 0.1 | _ | 1.6 | V |
| V_{ICM} (AC coupled) | — | | 1100 ± 5 | % | | 1100 ± 59 | % | | 1100 ± 5 | % | mV |
| V_{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | _ | 550 | 250 | _ | 550 | 250 | _ | 550 | mV |
| Transmitter REFCLK Phase Noise ⁽¹⁾ | Frequency offset | | _ | -123 | _ | _ | -123 | _ | _ | -123 | dBc/Hz |
| Transmitter REFCLK Total Jitter ⁽¹⁾ | = 1 MHz – 8 MHZ | | _ | 42.3 | _ | _ | 42.3 | _ | _ | 42.3 | ps |
| R _{ref} | | | 2000 ± 1% | | _ | 2000 ± 1% | _ | _ | 2000 ± 1% | _ | Ω |
| Transceiver Clock | | | | | | | | | | | |
| cal_blk_clk clock frequency | _ | 10 | _ | 125 | 10 | _ | 125 | 10 | _ | 125 | MHz |
| fixedclk clock frequency | PCIe Receiver Detect | _ | 125 | _ | _ | 125 | _ | _ | 125 | — | MHz |
| reconfig_clk clock frequency | Dynamic reconfiguration clock frequency | 2.5/ 37.5 <i>(2)</i> | _ | 50 | 2.5/ 37.5 <i>(2)</i> | _ | 50 | 2.5/ 37.5 <i>(2)</i> | _ | 50 | MHz |
| Delta time between reconfig_clk | _ | _ | _ | 2 | _ | _ | 2 | _ | _ | 2 | ms |
| Transceiver block minimum power-down pulse width | _ | _ | 1 | | _ | 1 | _ | _ | 1 | — | μs |

| Symbol/ | Oggelitions | | C6 | | | C7, I7 | | | C 8 | | 11 |
|--|--|----------|--------------|--|--------|------------------------|----------------------------------|------|--------------|----------------------------------|------|
| Description | Conditions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| Receiver | | | | | • | • | | • | • | | |
| Supported I/O Standards | 1.4 V PCML, 1.5 V PCML, 2.5 V PCML, LVPECL, LVDS | | | | | | | | | | |
| Data rate (F324 and smaller package) ⁽¹⁵⁾ | _ | 600 | _ | 2500 | 600 | _ | 2500 | 600 | _ | 2500 | Mbps |
| Data rate (F484 and larger package) ⁽¹⁵⁾ | — | 600 | _ | 3125 | 600 | _ | 3125 | 600 | _ | 2500 | Mbps |
| Absolute V _{MAX} for a receiver pin <i>(3)</i> | — | _ | _ | 1.6 | _ | _ | 1.6 | _ | _ | 1.6 | V |
| Operational V _{MAX} for a receiver pin | — | _ | _ | 1.5 | _ | _ | 1.5 | _ | _ | 1.5 | V |
| Absolute V _{MIN} for a receiver pin | _ | -0.4 | _ | _ | -0.4 | _ | _ | -0.4 | _ | _ | V |
| Peak-to-peak differential input voltage V _{ID} (diff p-p) | V _{ICM} = 0.82 V setting, Data Rate = 600 Mbps to 3.125 Gbps | 0.1 | _ | 2.7 | 0.1 | _ | 2.7 | 0.1 | _ | 2.7 | V |
| V _{ICM} | V _{ICM} = 0.82 V setting | _ | 820 ± 10% | _ | _ | 820 ± 10% | _ | _ | 820 ± 10% | _ | mV |
| Differential on-chip | 100– Ω setting | | 100 | — | _ | 100 | | _ | 100 | — | Ω |
| termination resistors | 150– Ω setting | — | 150 | _ | _ | 150 | | _ | 150 | — | Ω |
| Differential and common mode return loss | PIPE, Serial Rapid I/O SR, SATA, CPRI LV, SDI, XAUI | | | | | Compliant | Ľ | | | | _ |
| Programmable ppm detector ⁽⁴⁾ | — | | | | ± 62.5 | , 100, 128 250, 300 | | | | | ppm |
| Clock data recovery (CDR) ppm tolerance (without spread-spectrum clocking enabled) | | | | ±300 <i>(5)</i> , ±350 <i>(6)</i> , <i>(7)</i> | | | ±300 (5), ±350 (6), (7) | | _ | ±300 (5), ±350 (6), (7) | ppm |
| CDR ppm tolerance (with synchronous spread-spectrum clocking enabled) ⁽⁸⁾ | _ | _ | _ | 350 to 5350 (7), (9) | _ | | 350 to 5350 (7), (9) | _ | | 350 to 5350 (7), (9) | ppm |
| Run length | — | | 80 | | — | 80 | _ | — | 80 | | UI |
| | No Equalization | | — | 1.5 | — | _ | 1.5 | — | _ | 1.5 | dB |
| Programmable | Medium Low | | _ | 4.5 | _ | _ | 4.5 | _ | | 4.5 | dB |
| equalization | Medium High | | _ | 5.5 | — | | 5.5 | — | _ | 5.5 | dB |
| | High | — | | 7 | - | _ | 7 | - | _ | 7 | dB |

| Table 1–21. | Transceiver S | necification fo | r Cyclone | IV GX Devices | (Part 2 of 4) |
|-------------|----------------|-----------------|-----------|---------------|-----------------|
| | Inalisourior o | poontioution to | | 11 UN DU11003 | (1 41 (2 01 4) |

| Symbol/ | 0 | | C6 | | | C7, I7 | | | C 8 | | Unit |
|---|--|-----|-----------|-------|-----|----------|-------|-----|------------|-------|---------------------------------------|
| Description | Conditions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| Signal detect/loss threshold | PIPE mode | 65 | _ | 175 | 65 | _ | 175 | 65 | _ | 175 | mV |
| t _{LTR} (10) | _ | | | 75 | | | 75 | | | 75 | μs |
| t _{LTR-LTD_Manual} (11) | — | 15 | _ | _ | 15 | — | — | 15 | _ | — | μs |
| t _{LTD} (12) | — | 0 | 100 | 4000 | 0 | 100 | 4000 | 0 | 100 | 4000 | ns |
| t _{LTD_Manual} (13) | — | | | 4000 | — | — | 4000 | | | 4000 | ns |
| t _{LTD_Auto} (14) | | _ | | 4000 | _ | _ | 4000 | _ | | 4000 | ns |
| Receiver buffer and CDR offset cancellation time (per channel) | _ | | | 17000 | _ | _ | 17000 | | _ | 17000 | recon fig_c lk cycles |
| | DC Gain Setting = 0 | _ | 0 | | _ | 0 | _ | _ | 0 | _ | dB |
| Programmable DC gain | DC Gain Setting = 1 | _ | 3 | | _ | 3 | _ | | 3 | _ | dB |
| | DC Gain Setting = 2 | _ | 6 | | _ | 6 | _ | | 6 | _ | dB |
| Transmitter | | | | | | | | | | | |
| Supported I/O Standards | 1.5 V PCML | | | | | | | | | | |
| Data rate (F324 and smaller package) | _ | 600 | _ | 2500 | 600 | _ | 2500 | 600 | _ | 2500 | Mbps |
| Data rate (F484 and larger package) | _ | 600 | _ | 3125 | 600 | _ | 3125 | 600 | _ | 2500 | Mbps |
| V _{OCM} | 0.65 V setting | | 650 | — | — | 650 | — | _ | 650 | — | mV |
| Differential on-chip | 100– Ω setting | | 100 | | — | 100 | — | _ | 100 | — | Ω |
| termination resistors | 150– Ω setting | | 150 | _ | — | 150 | — | | 150 | — | Ω |
| Differential and common mode return loss | PIPE, CPRI LV, Serial Rapid I/O SR, SDI, XAUI, SATA | | | | · | Complian | t | | | | _ |
| Rise time | | 50 | | 200 | 50 | | 200 | 50 | | 200 | ps |
| Fall time | — | 50 | | 200 | 50 | — | 200 | 50 | _ | 200 | ps |
| Intra-differential pair skew | — | _ | _ | 15 | - | - | 15 | _ | _ | 15 | ps |
| Intra-transceiver block skew | — | | _ | 120 | - | _ | 120 | _ | _ | 120 | ps |

Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 3 of 4)

Figure 1–2 shows the lock time parameters in manual mode.

LTD = lock-to-data. LTR = lock-to-reference.






Figure 1–2. Lock Time Parameters for Manual Mode

Figure 1–3 shows the lock time parameters in automatic mode.

Figure 1–3. Lock Time Parameters for Automatic Mode










Figure 1–5 shows the transmitter output waveform.






Table 1–22 lists the typical V_{OD} for Tx term that equals 100 Ω .

| Sumbol | V _{oD} Setting (mV) | | | | | | | | | | | | | |
|---|------------------------------|-----|-----|--------------|------|------|--|--|--|--|--|--|--|--|
| Symbol | 1 | 2 | 3 | 4 (1) | 5 | 6 | | | | | | | | |
| V _{OD} differential peak to peak typical (mV) | 400 | 600 | 800 | 900 | 1000 | 1200 | | | | | | | | |

Note to Table 1-22:

(1) This setting is required for compliance with the PCIe protocol.

| Barlas | | | Performance | | | | | | | | | | |
|-----------|-----|-------|-------------|--------------------|---------------------------|-------|----------------|----|--------|--|--|--|--|
| Device | C6 | C7 | C8 | C8L ⁽¹⁾ | C9L ⁽¹⁾ | 17 | 18L (1) | A7 | – Unit | | | | |
| EP4CE55 | 500 | 437.5 | 402 | 362 | 265 | 437.5 | 362 | — | MHz | | | | |
| EP4CE75 | 500 | 437.5 | 402 | 362 | 265 | 437.5 | 362 | — | MHz | | | | |
| EP4CE115 | _ | 437.5 | 402 | 362 | 265 | 437.5 | 362 | — | MHz | | | | |
| EP4CGX15 | 500 | 437.5 | 402 | — | — | 437.5 | — | — | MHz | | | | |
| EP4CGX22 | 500 | 437.5 | 402 | _ | — | 437.5 | _ | | MHz | | | | |
| EP4CGX30 | 500 | 437.5 | 402 | — | — | 437.5 | — | — | MHz | | | | |
| EP4CGX50 | 500 | 437.5 | 402 | — | — | 437.5 | — | — | MHz | | | | |
| EP4CGX75 | 500 | 437.5 | 402 | _ | — | 437.5 | _ | | MHz | | | | |
| EP4CGX110 | 500 | 437.5 | 402 | — | — | 437.5 | — | — | MHz | | | | |
| EP4CGX150 | 500 | 437.5 | 402 | | | 437.5 | | | MHz | | | | |

Table 1–24. Clock Tree Performance for Cyclone IV Devices (Part 2 of 2)

Note to Table 1-24:

(1) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades.

PLL Specifications

Table 1–25 lists the PLL specifications for Cyclone IV devices when operating in the commercial junction temperature range (0°C to 85°C), the industrial junction temperature range (–40°C to 100°C), the extended industrial junction temperature range (–40°C to 125°C), and the automotive junction temperature range (–40°C to 125°C). For more information about the PLL block, refer to "Glossary" on page 1–37.

 Table 1–25. PLL Specifications for Cyclone IV Devices ^{(1), (2)} (Part 1 of 2)

| Symbol | Parameter | Min | Тур | Max | Unit |
|--|--|-----|-----|-------|------|
| | Input clock frequency (-6, -7, -8 speed grades) | 5 | _ | 472.5 | MHz |
| f _{IN} (3) | Input clock frequency (–8L speed grade) | 5 | | 362 | MHz |
| | Input clock frequency (–9L speed grade) | 5 | _ | 265 | MHz |
| f _{INPFD} | PFD input frequency | 5 | | 325 | MHz |
| f _{VCO} (4) | PLL internal VCO operating range | 600 | | 1300 | MHz |
| f _{INDUTY} | Input clock duty cycle | 40 | | 60 | % |
| t _{injitter_CCJ} (5) | Input clock cycle-to-cycle jitter $F_{REF} \ge 100 \text{ MHz}$ | _ | | 0.15 | UI |
| - | F _{REF} < 100 MHz | — | _ | ±750 | ps |
| f _{OUT_EXT} (external clock output) ⁽³⁾ | PLL output frequency | _ | _ | 472.5 | MHz |
| | PLL output frequency (-6 speed grade) | — | | 472.5 | MHz |
| | PLL output frequency (-7 speed grade) | | _ | 450 | MHz |
| f _{OUT} (to global clock) | PLL output frequency (-8 speed grade) | — | | 402.5 | MHz |
| | PLL output frequency (-8L speed grade) | — | | 362 | MHz |
| | PLL output frequency (-9L speed grade) | — | | 265 | MHz |
| toutduty | Duty cycle for external clock output (when set to 50%) | 45 | 50 | 55 | % |
| t _{LOCK} | Time required to lock from end of device configuration | _ | _ | 1 | ms |

| Symbol Modes | | C6 | | | C7, I7 | | | C8, A7 | | | C8L, 18L | | | C9L | | | Unit |
|-----------------------|-------|-----|-----|-----|--------|-----|-----|--------|-----|-----|----------|-----|-----|-----|-----|-----|-------|
| Symbol | WOUCS | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | UIIIL |
| t _{LOCK} (3) | | | | 1 | — | — | 1 | — | _ | 1 | | — | 1 | | | 1 | ms |

Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices ^{(1), (2), (4)} (Part 2 of 2)

Notes to Table 1-31:

(1) Applicable for true RSDS and emulated RSDS_E_3R transmitter.

(2) Cyclone IV E devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated RSDS transmitter is supported at the output pin of all I/O Banks. Cyclone IV GX devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the

pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
(3) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

| Gumbal | Madas | | C6 | | | C7, 17 | , | | C8, A7 | 7 | (| C8L, 18 | BL | | C9L | | Unit |
|------------------------------------|----------------------------------|-----|-----|-----|-----|--------|-----|-----|--------|-----|-----|---------|-----|-----|-----|------|------|
| Symbol | Modes | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | UNIT |
| | ×10 | 5 | — | 85 | 5 | — | 85 | 5 | | 85 | 5 | | 85 | 5 | — | 72.5 | MHz |
| | ×8 | 5 | | 85 | 5 | | 85 | 5 | - | 85 | 5 | _ | 85 | 5 | — | 72.5 | MHz |
| f _{HSCLK} (input clock | ×7 | 5 | — | 85 | 5 | _ | 85 | 5 | _ | 85 | 5 | _ | 85 | 5 | — | 72.5 | MHz |
| frequency) | ×4 | 5 | | 85 | 5 | | 85 | 5 | _ | 85 | 5 | _ | 85 | 5 | — | 72.5 | MHz |
| , | ×2 | 5 | _ | 85 | 5 | _ | 85 | 5 | | 85 | 5 | | 85 | 5 | _ | 72.5 | MHz |
| | ×1 | 5 | _ | 170 | 5 | _ | 170 | 5 | _ | 170 | 5 | _ | 170 | 5 | — | 145 | MHz |
| | ×10 | 100 | | 170 | 100 | | 170 | 100 | _ | 170 | 100 | _ | 170 | 100 | — | 145 | Mbps |
| | ×8 | 80 | — | 170 | 80 | | 170 | 80 | _ | 170 | 80 | _ | 170 | 80 | — | 145 | Mbps |
| Device operation in | ×7 | 70 | — | 170 | 70 | | 170 | 70 | _ | 170 | 70 | _ | 170 | 70 | — | 145 | Mbps |
| Mbps | ×4 | 40 | — | 170 | 40 | _ | 170 | 40 | _ | 170 | 40 | _ | 170 | 40 | — | 145 | Mbps |
| | ×2 | 20 | _ | 170 | 20 | | 170 | 20 | _ | 170 | 20 | _ | 170 | 20 | — | 145 | Mbps |
| | ×1 | 10 | _ | 170 | 10 | _ | 170 | 10 | _ | 170 | 10 | _ | 170 | 10 | — | 145 | Mbps |
| t _{DUTY} | — | 45 | _ | 55 | 45 | - | 55 | 45 | _ | 55 | 45 | _ | 55 | 45 | — | 55 | % |
| TCCS | — | — | _ | 200 | _ | | 200 | _ | _ | 200 | _ | _ | 200 | _ | — | 200 | ps |
| Output jitter (peak to peak) | _ | _ | _ | 500 | _ | _ | 500 | _ | _ | 550 | _ | _ | 600 | _ | | 700 | ps |
| | 20-80%, | | | | | | | | | | | | | | | | |
| t _{RISE} | C _{LOAD} = 5 pF | - | 500 | | _ | 500 | | _ | 500 | | _ | 500 | | _ | 500 | — | ps |
| t _{FALL} | 20 - 80%, C _{LOAD} = | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | _ | 500 | | ps |
| | 5 pF | | | | | | | | | | | | | | | | |

Table 1–32. Emulated RSDS_E_1R Transmitter Timing Specifications for Cyclone IV Devices ^{(1), (3)} (Part 1 of 2)

| Symbol | Madaa | C6 | | | C7, I7 | | C8, A7 | | | C8L, 18L | | | C9L | | | Unit | |
|-----------------------|-------|----|-----|-----|--------|-----|--------|-----|-----|----------|-----|-----|-----|-----|-----|------|----|
| əyiinui | | | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit | |
| t _{LOCK} (2) | _ | — | | 1 | | — | 1 | _ | | 1 | — | | 1 | | — | 1 | ms |

| Table 1–32. Emulated RSDS_E | 1R Transmitter Timing | Specifications for C | vclone IV Devices ^{(1), (3)} | (Part 2 of 2) |
|-----------------------------|-----------------------|-----------------------------------|---------------------------------------|---------------|
| | | • • • • • • • • • • • • • • • • • | | (|

Notes to Table 1-32:

(1) Emulated RSDS_E_1R transmitter is supported at the output pin of all I/O Banks of Cyclone IV E devices and I/O Banks 3, 4, 5, 6, 7, 8, and 9 of Cyclone IV GX devices.

(2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

| Gumbal | Modes | | C6 | | | C7, 17 | 7 | | C8, A | 7 | | C8L, I | 8L | | C9L | | Unit |
|------------------------------------|--|-----|-----|-----|-----|--------|-------|-----|-------|-------|-----|--------|-------|-----|-----|-------|-------|
| Symbol | woues | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | UIIIL |
| | ×10 | 5 | — | 200 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | _ | 155.5 | 5 | _ | 132.5 | MHz |
| | ×8 | 5 | _ | 200 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | _ | 155.5 | 5 | _ | 132.5 | MHz |
| f _{HSCLK} (input clock | ×7 | 5 | _ | 200 | 5 | _ | 155.5 | 5 | — | 155.5 | 5 | _ | 155.5 | 5 | _ | 132.5 | MHz |
| frequency) | ×4 | 5 | _ | 200 | 5 | — | 155.5 | 5 | — | 155.5 | 5 | | 155.5 | 5 | | 132.5 | MHz |
| , | ×2 | 5 | _ | 200 | 5 | _ | 155.5 | 5 | — | 155.5 | 5 | _ | 155.5 | 5 | _ | 132.5 | MHz |
| | ×1 | 5 | _ | 400 | 5 | _ | 311 | 5 | — | 311 | 5 | _ | 311 | 5 | _ | 265 | MHz |
| | ×10 | 100 | _ | 400 | 100 | _ | 311 | 100 | — | 311 | 100 | | 311 | 100 | | 265 | Mbps |
| | ×8 | 80 | _ | 400 | 80 | _ | 311 | 80 | — | 311 | 80 | _ | 311 | 80 | _ | 265 | Mbps |
| Device operation in | ×7 | 70 | _ | 400 | 70 | — | 311 | 70 | — | 311 | 70 | _ | 311 | 70 | — | 265 | Mbps |
| Mbps | ×4 | 40 | — | 400 | 40 | — | 311 | 40 | — | 311 | 40 | _ | 311 | 40 | — | 265 | Mbps |
| | ×2 | 20 | | 400 | 20 | | 311 | 20 | _ | 311 | 20 | | 311 | 20 | _ | 265 | Mbps |
| | ×1 | 10 | _ | 400 | 10 | — | 311 | 10 | | 311 | 10 | _ | 311 | 10 | | 265 | Mbps |
| t _{DUTY} | — | 45 | _ | 55 | 45 | _ | 55 | 45 | — | 55 | 45 | | 55 | 45 | | 55 | % |
| TCCS | — | _ | _ | 200 | _ | _ | 200 | _ | — | 200 | _ | _ | 200 | _ | _ | 200 | ps |
| Output jitter (peak to peak) | _ | _ | _ | 500 | _ | _ | 500 | _ | | 550 | _ | _ | 600 | | _ | 700 | ps |
| t _{RISE} | 20 - 80%, C _{LOAD} = 5 pF | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | ps |
| t _{FALL} | 20 - 80%, C _{LOAD} = 5 pF | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | ps |
| t _{LOCK} (3) | | | | 1 | | | 1 | | | 1 | | | 1 | | | 1 | ms |

Table 1–33. Mini-LVDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4)

Notes to Table 1-33:

(1) Applicable for true and emulated mini-LVDS transmitter.

(2) Cyclone IV E—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated mini-LVDS transmitter is supported at the output pin of all I/O banks.
Cyclone IV GY—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5.

Cyclone IV GX—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.

(3) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

| Sumbol | hal Madaa | | C6 | | C7, 17 | | C8, A7 | | C8L, 18L | | C9L | |
|---------------------------------|-----------|-----|-----|-----|--------|-----|--------|-----|----------|-----|-----|------|
| Symbol | Modes | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| t _{DUTY} | — | 45 | 55 | 45 | 55 | 45 | 55 | 45 | 55 | 45 | 55 | % |
| TCCS | — | _ | 200 | — | 200 | _ | 200 | _ | 200 | — | 200 | ps |
| Output jitter (peak to peak) | _ | | 500 | _ | 500 | _ | 550 | _ | 600 | _ | 700 | ps |
| t _{LOCK} (2) | _ | | 1 | _ | 1 | | 1 | | 1 | _ | 1 | ms |

Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices ^{(1), (3)} (Part 2 of 2)

Notes to Table 1-35:

(1) Cyclone IV E—emulated LVDS transmitter is supported at the output pin of all I/O Banks.

Cyclone IV GX—emulated LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.

(2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

| Gumbal | Madaa | C | 6 | C7, | , 17 | C8, | A7 | C8L | , 18L | C |)L | 11 |
|------------------------------------|-------|-----|-------|-----|-------|-----|-------|-----|-------|-----|-----|------|
| Symbol | Modes | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| | ×10 | 10 | 437.5 | 10 | 370 | 10 | 320 | 10 | 320 | 10 | 250 | MHz |
| | ×8 | 10 | 437.5 | 10 | 370 | 10 | 320 | 10 | 320 | 10 | 250 | MHz |
| f _{HSCLK} (input clock | ×7 | 10 | 437.5 | 10 | 370 | 10 | 320 | 10 | 320 | 10 | 250 | MHz |
| frequency) | ×4 | 10 | 437.5 | 10 | 370 | 10 | 320 | 10 | 320 | 10 | 250 | MHz |
| , ,, | ×2 | 10 | 437.5 | 10 | 370 | 10 | 320 | 10 | 320 | 10 | 250 | MHz |
| | ×1 | 10 | 437.5 | 10 | 402.5 | 10 | 402.5 | 10 | 362 | 10 | 265 | MHz |
| | ×10 | 100 | 875 | 100 | 740 | 100 | 640 | 100 | 640 | 100 | 500 | Mbps |
| | ×8 | 80 | 875 | 80 | 740 | 80 | 640 | 80 | 640 | 80 | 500 | Mbps |
| HSIODR | ×7 | 70 | 875 | 70 | 740 | 70 | 640 | 70 | 640 | 70 | 500 | Mbps |
| HOIDDN | ×4 | 40 | 875 | 40 | 740 | 40 | 640 | 40 | 640 | 40 | 500 | Mbps |
| | ×2 | 20 | 875 | 20 | 740 | 20 | 640 | 20 | 640 | 20 | 500 | Mbps |
| | ×1 | 10 | 437.5 | 10 | 402.5 | 10 | 402.5 | 10 | 362 | 10 | 265 | Mbps |
| SW | — | _ | 400 | _ | 400 | _ | 400 | _ | 550 | — | 640 | ps |
| Input jitter tolerance | _ | _ | 500 | _ | 500 | _ | 550 | _ | 600 | _ | 700 | ps |
| t _{LOCK} (2) | — | — | 1 | — | 1 | — | 1 | — | 1 | — | 1 | ms |

Table 1–36. LVDS Receiver Timing Specifications for Cyclone IV Devices (1), (3)

Notes to Table 1-36:

(1) Cyclone IV E—LVDS receiver is supported at all I/O Banks.

Cyclone IV GX—LVDS receiver is supported at I/O Banks 3, 4, 5, 6, 7, 8, and 9.

(2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

External Memory Interface Specifications

The external memory interfaces for Cyclone IV devices are auto-calibrating and easy to implement.

IOE Programmable Delay

Table 1–40 and Table 1–41 list the IOE programmable delay for Cyclone IV E 1.0 V core voltage devices.

| | | Number | Min Offset | Max Offset | | | | | | |
|---|--------------------------------|---------|---------------|------------|--------|-------|-------|-------|----|--|
| Parameter | Paths Affected | of | | Fast (| Corner | S | Unit | | | |
| | | Setting | | C8L | 18L | C8L | C9L | 18L | | |
| Input delay from pin to internal cells | Pad to I/O dataout to core | 7 | 0 | 2.054 | 1.924 | 3.387 | 4.017 | 3.411 | ns | |
| Input delay from pin to input register | Pad to I/O input register | 8 | 0 | 2.010 | 1.875 | 3.341 | 4.252 | 3.367 | ns | |
| Delay from output register to output pin | I/O output register to pad | 2 | 0 | 0.641 | 0.631 | 1.111 | 1.377 | 1.124 | ns | |
| Input delay from dual-purpose clock pin to fan-out destinations | Pad to global clock network | 12 | 0 | 0.971 | 0.931 | 1.684 | 2.298 | 1.684 | ns | |

Notes to Table 1-40:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

| | | Number | | Max Offset | | | | | | |
|---|--------------------------------|---------|---------------|------------|--------|-------|-------|-------|----|--|
| Parameter | Paths Affected | of | Min Offset | Fast (| Corner | S | Unit | | | |
| | | Setting | | C8L | 18L | C8L | C9L | 18L | | |
| Input delay from pin to internal cells | Pad to I/O dataout to core | 7 | 0 | 2.057 | 1.921 | 3.389 | 4.146 | 3.412 | ns | |
| Input delay from pin to input register | Pad to I/O input register | 8 | 0 | 2.059 | 1.919 | 3.420 | 4.374 | 3.441 | ns | |
| Delay from output register to output pin | I/O output register to pad | 2 | 0 | 0.670 | 0.623 | 1.160 | 1.420 | 1.168 | ns | |
| Input delay from dual-purpose clock pin to fan-out destinations | Pad to global clock network | 12 | 0 | 0.960 | 0.919 | 1.656 | 2.258 | 1.656 | ns | |

Notes to Table 1-41:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

Table 1-46. Glossary (Part 3 of 5)

| Letter | Term | Definitions |
|--------|--|--|
| | RL | Receiver differential input discrete resistor (external to Cyclone IV devices). |
| R | Receiver Input Waveform | Receiver input waveform for LVDS and LVPECL differential standards: Single-Ended Waveform V_{ID} V_{CM} Positive Channel (p) = V_{IH} Negative Channel (n) = V_{IL} Ground Differential Waveform (Mathematical Function of Positive & Negative Channel) V_{ID} V_{ID} V_{ID} V_{ID} |
| | Receiver input skew margin (RSKM) | High-speed I/O block: The total margin left after accounting for the sampling window and TCCS. RSKM = (TUI – SW – TCCS) / 2. |
| S | Single-ended voltage- referenced I/O Standard | VCCIO VOH VIH(DC) VIH(DC) VIL(AC) Values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input crosses the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform <i>ringing</i> . |
| | SW (Sampling Window) | High-speed I/O block: The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window. |

Document Revision History

Table 1–47 lists the revision history for this chapter.

| Date | Version | Changes | | | | | |
|---------------|---------|--|--|--|--|--|--|
| March 2016 | 2.0 | Updated note (5) in Table 1–21 to remove support for the N148 package. | | | | | |
| Ostobor 2014 | 1.0 | Updated maximum value for V _{CCD_PLL} in Table 1–1. | | | | | |
| October 2014 | 1.9 | Removed extended temperature note in Table 1–3. | | | | | |
| December 2013 | 1.8 | Updated Table 1–21 by adding Note (15). | | | | | |
| May 2013 | 1.7 | Updated Table 1–15 by adding Note (4). | | | | | |
| | | ■ Updated the maximum value for V _I , V _{CCD_PLL} , V _{CCIO} , V _{CC_CLKIN} , V _{CCH_GXB} , and V _{CCA_GXB} Table 1–1. | | | | | |
| | | ■ Updated Table 1–11 and Table 1–22. | | | | | |
| October 2012 | 1.6 | Updated Table 1–21 to include peak-to-peak differential input voltage for the Cyclone IV GX transceiver input reference clock. | | | | | |
| | | ■ Updated Table 1–29 to include the typical DCLK value. | | | | | |
| | | Updated the minimum f_{HSCLK} value in Table 1–31, Table 1–32, Table 1–33, Table 1–34, and Table 1–35. | | | | | |
| | | Updated "Maximum Allowed Overshoot or Undershoot Voltage", "Operating Conditions", and "PLL Specifications" sections. | | | | | |
| November 2011 | 1.5 | ■ Updated Table 1–2, Table 1–3, Table 1–4, Table 1–5, Table 1–8, Table 1–9, Table 1–15, Table 1–18, Table 1–19, and Table 1–21. | | | | | |
| | | ■ Updated Figure 1–1. | | | | | |
| | | Updated for the Quartus II software version 10.1 release. | | | | | |
| December 2010 | 1.4 | ■ Updated Table 1–21 and Table 1–25. | | | | | |
| | | Minor text edits. | | | | | |
| | | Updated for the Quartus II software version 10.0 release: | | | | | |
| | | Updated Table 1–3, Table 1–4, Table 1–21, Table 1–25, Table 1–28, Table 1–30, Table 1–40, Table 1–41, Table 1–42, Table 1–43, Table 1–44, and Table 1–45. | | | | | |
| July 2010 | 1.3 | ■ Updated Figure 1–2 and Figure 1–3. | | | | | |
| | | Removed SW Requirement and TCCS for Cyclone IV Devices tables. | | | | | |
| | | Minor text edits. | | | | | |
| | | Updated to include automotive devices: | | | | | |
| | | Updated the "Operating Conditions" and "PLL Specifications" sections. | | | | | |
| March 2010 | 1.2 | ■ Updated Table 1–1, Table 1–8, Table 1–9, Table 1–21, Table 1–26, Table 1–27, Table 1–31, Table 1–32, Table 1–33, Table 1–34, Table 1–35, Table 1–36, Table 1–37, Table 1–38, Table 1–40, Table 1–42, and Table 1–43. | | | | | |
| | | ■ Added Table 1–5 to include ESD for Cyclone IV devices GPIOs and HSSI I/Os. | | | | | |
| | | Added Table 1–44 and Table 1–45 to include IOE programmable delay for Cyclone IV E 1.2 V core voltage devices. | | | | | |
| | | Minor text edits. | | | | | |