



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	9360
Number of Logic Elements/Cells	149760
Total RAM Bits	6635520
Number of I/O	270
Number of Gates	-
Voltage - Supply	1.16V ~ 1.24V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4cgx150cf23c7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Cyclone IV E industrial devices I7 are offered with extended operating temperature range.

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Cyclone IV devices. The values are based on experiments conducted with the device and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied at these conditions. Table 1–1 lists the absolute maximum ratings for Cyclone IV devices.



Conditions beyond those listed in Table 1–1 cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time have adverse effects on the device.

Table 1–1. Absolute Maximum Ratings for Cyclone IV Devices (1)

Symbol	Parameter	Min	Max	Unit
V _{CCINT}	Core voltage, PCI Express® (PCIe®) hard IP block, and transceiver physical coding sublayer (PCS) power supply	-0.5	1.8	V
V _{CCA}	Phase-locked loop (PLL) analog power supply	-0.5	3.75	V
V _{CCD_PLL}	PLL digital power supply	-0.5	1.8	V
V _{CCIO}	I/O banks power supply	-0.5	3.75	V
V _{CC_CLKIN}	Differential clock input pins power supply	-0.5	4.5	V
V _{CCH_GXB}	Transceiver output buffer power supply	-0.5	3.75	V
V _{CCA_GXB}	Transceiver physical medium attachment (PMA) and auxiliary power supply	-0.5	3.75	V
V _{CCL_GXB}	Transceiver PMA and auxiliary power supply	-0.5	1.8	V
VI	DC input voltage	-0.5	4.2	V
I _{OUT}	DC output current, per pin	-25	40	mA
T _{STG}	Storage temperature	-65	150	°C
T _J	Operating junction temperature	-40	125	°C

Note to Table 1-1:

Maximum Allowed Overshoot or Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in Table 1–2 and undershoot to -2.0 V for a magnitude of currents less than 100 mA and for periods shorter than 20 ns. Table 1-2 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the lifetime of the device. The maximum allowed overshoot duration is specified as a percentage of high-time over the lifetime of the device.

⁽¹⁾ Supply voltage specifications apply to voltage readings taken at the device pins with respect to ground, not at the power supply.



A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for 65% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 65/10ths of a year.

Table 1–2. Maximum Allowed Overshoot During Transitions over a 10-Year Time Frame for Cyclone IV Devices

Symbol	Parameter	Condition (V)	Overshoot Duration as % of High Time	Unit
		V _I = 4.20	100	%
		V _I = 4.25	98	%
		V _I = 4.30	65	%
		V _I = 4.35	43	%
V _i	AC Input Voltage	V _I = 4.40	29	%
	l	V _I = 4.45	20	%
		V _I = 4.50	13	%
		V _I = 4.55	9	%
		V _I = 4.60	6	%

Figure 1–1 shows the methodology to determine the overshoot duration. The overshoot voltage is shown in red and is present on the input pin of the Cyclone IV device at over 4.3 V but below 4.4 V. From Table 1–2, for an overshoot of 4.3 V, the percentage of high time for the overshoot can be as high as 65% over a 10-year period. Percentage of high time is calculated as ([delta T]/T) \times 100. This 10-year period assumes that the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal. For lower I/O toggle rates and situations in which the device is in an idle state, lifetimes are increased.

Figure 1-1. Cyclone IV Devices Overshoot Duration




Table 1–3. Recommended Operating Conditions for Cyclone IV E Devices (1), (2) (Part 2 of 2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{Diode}	Magnitude of DC current across PCI-clamp diode when enable	_	_	_	10	mA

Notes to Table 1-3:

- (1) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades.
- (2) V_{CCIO} for all I/O banks must be powered up during device operation. All VCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.
- (3) V_{CC} must rise monotonically.
- (4) V_{CCIO} powers all input buffers.
- (5) The POR time for Standard POR ranges between 50 and 200 ms. Each individual power supply must reach the recommended operating range within 50 ms.
- (6) The POR time for Fast POR ranges between 3 and 9 ms. Each individual power supply must reach the recommended operating range within 3 ms.

Table 1-4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 1 of 2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CCINT} (3)	Core voltage, PCIe hard IP block, and transceiver PCS power supply	_	1.16	1.2	1.24	V
V _{CCA} (1), (3)	PLL analog power supply	_	2.375	2.5	2.625	V
V _{CCD_PLL} (2)	PLL digital power supply	_	1.16	1.2	1.24	V
	I/O banks power supply for 3.3-V operation	_	3.135	3.3	3.465	V
	I/O banks power supply for 3.0-V operation	_	2.85	3	3.15	V
V _{CCIO} (3), (4)	I/O banks power supply for 2.5-V operation	_	2.375	2.5	2.625	V
vccio (2)	I/O banks power supply for 1.8-V operation	_	1.71	1.8	1.89	V
	I/O banks power supply for 1.5-V operation	_	1.425	1.5	1.575	V
	I/O banks power supply for 1.2-V operation	_	1.14	1.2	1.26	V
	Differential clock input pins power supply for 3.3-V operation	_	3.135	3.3	3.465	V
	Differential clock input pins power supply for 3.0-V operation	_	2.85	3	3.15	V
V _{CC_CLKIN}	Differential clock input pins power supply for 2.5-V operation	_	2.375	2.5	2.625	V
(3), (5), (6)	Differential clock input pins power supply for 1.8-V operation	_	1.71	1.8	1.89	V
	Differential clock input pins power supply for 1.5-V operation	_	1.425	1.5	1.575	V
	Differential clock input pins power supply for 1.2-V operation	_	1.14	1.2	1.26	V
V_{CCH_GXB}	Transceiver output buffer power supply	_	2.375	2.5	2.625	V

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CCA_GXB}	Transceiver PMA and auxiliary power supply	_	2.375	2.5	2.625	V
V _{CCL_GXB}	Transceiver PMA and auxiliary power supply	_	1.16	1.2	1.24	V
V _I	DC input voltage	_	-0.5		3.6	V
V ₀	DC output voltage	_	0	_	V _{CCIO}	V
т	Operating junction temperature	For commercial use	0	_	85	°C
T _J	operating junction temperature	For industrial use	-40	_	100	°C
t _{RAMP}	Power supply ramp time	Standard power-on reset (POR) (7)	50 μs	_	50 ms	_
		Fast POR (8)	50 μs	_	3 ms	_
I _{Diode}	Magnitude of DC current across PCI-clamp diode when enabled	_	_	ı	10	mA

Notes to Table 1-4:

- (1) All VCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.
- (2) You must connect V_{CCD PLL} to V_{CCINT} through a decoupling capacitor and ferrite bead.
- (3) Power supplies must rise monotonically.
- (4) V_{CCIO} for all I/O banks must be powered up during device operation. Configurations pins are powered up by V_{CCIO} of I/O Banks 3, 8, and 9 where I/O Banks 3 and 9 only support V_{CCIO} of 1.5, 1.8, 2.5, 3.0, and 3.3 V. For fast passive parallel (FPP) configuration mode, the V_{CCIO} level of I/O Bank 8 must be powered up to 1.5, 1.8, 2.5, 3.0, and 3.3 V.
- (5) You must set $V_{\text{CC_CLKIN}}$ to 2.5 V if you use CLKIN as a high-speed serial interface (HSSI) refclk or as a DIFFCLK input.
- (6) The CLKIN pins in I/O Banks 3B and 8B can support single-ended I/O standard when the pins are used to clock left PLLs in non-transceiver applications.
- (7) The POR time for Standard POR ranges between 50 and 200 ms. V_{CCINT}, V_{CCA}, and V_{CCIO} of I/O Banks 3, 8, and 9 must reach the recommended operating range within 50 ms.
- (8) The POR time for Fast POR ranges between 3 and 9 ms. V_{CCINT}, V_{CCA}, and V_{CCIO} of I/O Banks 3, 8, and 9 must reach the recommended operating range within 3 ms.

ESD Performance

This section lists the electrostatic discharge (ESD) voltages using the human body model (HBM) and charged device model (CDM) for Cyclone IV devices general purpose I/Os (GPIOs) and high-speed serial interface (HSSI) I/Os. Table 1–5 lists the ESD for Cyclone IV devices GPIOs and HSSI I/Os.

Table 1-5. ESD for Cyclone IV Devices GPIOs and HSSI I/Os

Symbol	Parameter	Passing Voltage	Unit
V	ESD voltage using the HBM (GPIOs) (1)	± 2000	V
VESDHBM	ESD using the HBM (HSSI I/Os) (2)	± 1000	V
V	ESD using the CDM (GPIOs)	± 500	V
VESDCDM	ESD using the CDM (HSSI I/Os) (2)	± 250	V

Notes to Table 1-5:

- (1) The passing voltage for EP4CGX15 and EP4CGX30 row I/Os is ±1000V.
- (2) This value is applicable only to Cyclone IV GX devices.

Table 1–7. Bus Hold Parameter for Cyclone IV Devices (Part 2 of 2) (1)

							V _{CCIO}	(V)						
Parameter	Condition	1	.2	1	.5	1	.8	2	.5	3	.0	3	.3	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus hold trip point	_	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

Note to Table 1-7:

(1) Bus hold trip points are based on the calculated input voltages from the JEDEC standard.

OCT Specifications

Table 1–8 lists the variation of OCT without calibration across process, temperature, and voltage (PVT).

Table 1-8. Series OCT Without Calibration Specifications for Cyclone IV Devices

		Resistance		
Description	V _{CCIO} (V)	Commercial Maximum	Industrial, Extended industrial, and Automotive Maximum	Unit
	3.0	±30	±40	%
0 · 00 T ···	2.5	±30	±40	%
Series OCT without calibration	1.8	±40	±50	%
- Cambration	1.5	±50	±50	%
	1.2	±50	±50	%

OCT calibration is automatically performed at device power-up for OCT-enabled I/Os.

Table 1–9 lists the OCT calibration accuracy at device power-up.

Table 1–9. Series OCT with Calibration at Device Power-Up Specifications for Cyclone IV Devices

		Calibration Accuracy				
Description	V _{CCIO} (V)	Commercial Maximum	Industrial, Extended industrial, and Automotive Maximum	Unit		
	3.0	±10	±10	%		
Series OCT with	2.5	±10	±10	%		
calibration at device	1.8	±10	±10	%		
power-up	1.5	±10	±10	%		
	1.2	±10	±10	%		

The OCT resistance may vary with the variation of temperature and voltage after calibration at device power-up. Use Table 1–10 and Equation 1–1 to determine the final OCT resistance considering the variations after calibration at device power-up. Table 1–10 lists the change percentage of the OCT resistance with voltage and temperature.

Table 1–10. OCT Variation After Calibration at Device Power-Up for Cyclone IV Devices

Nominal Voltage	dR/dT (%/°C)	dR/dV (%/mV)
3.0	0.262	-0.026
2.5	0.234	-0.039
1.8	0.219	-0.086
1.5	0.199	-0.136
1.2	0.161	-0.288

Equation 1-1. Final OCT Resistance (1), (2), (3), (4), (5), (6)

Notes to Equation 1-1:

- (1) T_2 is the final temperature.
- (2) T_1 is the initial temperature.
- (3) MF is multiplication factor.
- (4) R_{final} is final resistance.
- (5) R_{initial} is initial resistance.
- (6) Subscript $_{\rm X}$ refers to both $_{\rm V}$ and $_{\rm T}$.
- (7) ΔR_V is a variation of resistance with voltage.
- (8) ΔR_T is a variation of resistance with temperature.
- (9) dR/dT is the change percentage of resistance with temperature after calibration at device power-up.
- (10) dR/dV is the change percentage of resistance with voltage after calibration at device power-up.
- (11) V2 is final voltage.
- (12) V_1 is the initial voltage.

Internal Weak Pull-Up and Weak Pull-Down Resistor

Table 1-12 lists the weak pull-up and pull-down resistor values for Cyclone IV devices.

Table 1–12. Internal Weak Pull-Up and Weak Pull-Down Resistor Values for Cyclone IV Devices (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		$V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (2), (3)	7	25	41	kΩ
	Value of the I/O pin pull-up resistor before and during configuration, as	$V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (2), (3)	7	28	47	kΩ
D		$V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (2), (3)	8	35	61	kΩ
Well as user mode if you enable the	$V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (2), (3)	10	57	108	kΩ	
	programmable pull-up resistor option	$V_{CCIO} = 1.5 \text{ V} \pm 5\%$ (2), (3)	13	13 82 163 kΩ	kΩ	
		$V_{CCIO} = 1.2 \text{ V} \pm 5\%$ (2), (3)	19	143	41 kΩ 47 kΩ 61 kΩ 108 kΩ 163 kΩ 351 kΩ 30 kΩ 36 kΩ 43 kΩ 71 kΩ	kΩ
		$V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (4)	6	19	30	kΩ
	Value of the 1/O air well decreased as	$V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (4)	6	22	36	kΩ
R_PD	Value of the I/O pin pull-down resistor before and during configuration	$V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (4)	6	25	43	kΩ
	before and during configuration $V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (4) 7 35	35	71	kΩ		
		$V_{CCIO} = 1.5 \text{ V} \pm 5\%$ (4)	8	50	112	kΩ

Notes to Table 1-12:

- (1) All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK.
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO}.
- (3) $R_{PU} = (V_{CC10} V_1)/I_{R_PU}$ Minimum condition: $-40^{\circ}C$; $V_{CC10} = V_{CC} + 5\%$, $V_1 = V_{CC} + 5\% 50$ mV; Typical condition: $25^{\circ}C$; $V_{CC10} = V_{CC}$, $V_1 = 0$ V; $V_2 = 0$ V; $V_3 = 0$ V; $V_4 = 0$ V and $V_5 = 0$ V and $V_6 = 0$ V and $V_7 = 0$ V and $V_8 = 0$ V and $V_$

Maximum condition: 100°C ; $V_{\text{CCIO}} = V_{\text{CC}} - 5\%$, $V_{\text{I}} = 0$ V; in which V_{I} refers to the input voltage at the I/O pin.

(4) $R_{PD} = V_I/I_{RPD}$

Minimum condition: -40°C; $V_{CCIO} = V_{CC} + 5\%$, $V_I = 50$ mV;

Typical condition: 25°C; $V_{CCIO} = V_{CC}$, $V_1 = V_{CC} - 5\%$; Maximum condition: 100°C; $V_{CCIO} = V_{CC} - 5\%$, $V_1 = V_{CC} - 5\%$; in which V_1 refers to the input voltage at the I/O pin.

Hot-Socketing


Table 1–13 lists the hot-socketing specifications for Cyclone IV devices.

Table 1–13. Hot-Socketing Specifications for Cyclone IV Devices

Symbol	Parameter	Maximum
I _{IOPIN(DC)}	DC current per I/O pin	300 μΑ
I _{IOPIN(AC)}	AC current per I/O pin	8 mA (1)
I _{XCVRTX(DC)}	DC current per transceiver TX pin	100 mA
I _{XCVRRX(DC)}	DC current per transceiver RX pin	50 mA

Note to Table 1-13:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|IIOPIN| = C \frac{dv}{dt}$, in which C is the I/O pin capacitance and dv/dt is the slew rate.



Schmitt Trigger Input

Cyclone IV devices support Schmitt trigger input on the TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signals with slow edge rate. Table 1–14 lists the hysteresis specifications across the supported $V_{\rm CCIO}$ range for Schmitt trigger inputs in Cyclone IV devices.

Table 1–14. Hysteresis Specifications for Schmitt Trigger Input in Cyclone IV Devices

Symbol	Parameter	Conditions (V)	Minimum	Unit
		$V_{CCIO} = 3.3$	200	mV
V	Hysteresis for Schmitt trigger	V _{CCIO} = 2.5	200	mV
V _{SCHMITT}	input	V _{CCIO} = 1.8	140	mV
		V _{CCIO} = 1.5	110	mV

I/O Standard Specifications

The following tables list input voltage sensitivities (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}), for various I/O standards supported by Cyclone IV devices. Table 1–15 through Table 1–20 provide the I/O standard specifications for Cyclone IV devices.

Table 1–15. Single-Ended I/O Standard Specifications for Cyclone IV Devices (1), (2)

I/O Ctondovd		V _{CCIO} (V)	V	_{IL} (V)	V	/ _{IH} (V)	V _{OL} (V)	V _{OH} (V)	I _{OL}	I _{OH}
I/O Standard	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mA) <i>(4)</i>	(mA) (4)
3.3-V LVTTL (3)	3.135	3.3	3.465	_	0.8	1.7	3.6	0.45	2.4	4	-4
3.3-V LVCMOS (3)	3.135	3.3	3.465	_	0.8	1.7	3.6	0.2	V _{CCIO} - 0.2	2	-2
3.0-V LVTTL (3)	2.85	3.0	3.15	-0.3	0.8	1.7	V _{CCIO} + 0.3	0.45	2.4	4	-4
3.0-V LVCMOS (3)	2.85	3.0	3.15	-0.3	0.8	1.7	V _{CCIO} + 0.3	0.2	V _{CCIO} - 0.2	0.1	-0.1
2.5 V ⁽³⁾	2.375	2.5	2.625	-0.3	0.7	1.7	V _{CCIO} + 0.3	0.4	2.0	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 x V _{CCIO}	0.65 x V _{CCIO}	2.25	0.45	V _{CCIO} – 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 x V _{CCIO}	0.65 x V _{CCIO}	V _{CCIO} + 0.3	0.25 x V _{CCIO}	0.75 x V _{CCIO}	2	-2
1.2 V	1.14	1.2	1.26	-0.3	0.35 x V _{CCIO}	0.65 x V _{CCIO}	V _{CCIO} + 0.3	0.25 x V _{CCIO}	0.75 x V _{CCIO}	2	-2
3.0-V PCI	2.85	3.0	3.15	_	0.3 x V _{CCIO}	0.5 x V _{CCIO}	V _{CCIO} + 0.3	0.1 x V _{CCIO}	0.9 x V _{CCIO}	1.5	-0.5
3.0-V PCI-X	2.85	3.0	3.15	_	0.35 x V _{CCIO}	0.5 x V _{CCIO}	V _{CCIO} + 0.3	0.1 x V _{CCIO}	0.9 x V _{CCIO}	1.5	-0.5

Notes to Table 1-15:

- (1) For voltage-referenced receiver input waveform and explanation of terms used in Table 1-15, refer to "Glossary" on page 1-37.
- (2) AC load CL = 10 pF
- (3) For more information about interfacing Cyclone IV devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O standards, refer to AN 447: Interfacing Cyclone III and Cyclone IV Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
- (4) To meet the loL and loH specifications, you must set the current strength settings accordingly. For example, to meet the 3.3-V LVTTL specification (4 mA), set the current strength settings to 4 mA or higher. Setting at lower current strength may not meet the loL and loH specifications in the handbook.

Table 1–16. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Cyclone IV Devices (1)

1/0	V _{CCIO} (V))		V _{REF} (V)		V _{TT} (V) (2)				
Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max		
SSTL-2 Class I, II	2.375	2.5	2.625	1.19	1.25	1.31	V _{REF} – 0.04	V_{REF}	V _{REF} + 0.04		
SSTL-18 Class I, II	1.7	1.8	1.9	0.833	0.9	0.969	V _{REF} – 0.04	V _{REF}	V _{REF} + 0.04		
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	0.85	0.9	0.95		
HSTL-15 Class I, II	1.425	1.5	1.575	0.71	0.75	0.79	0.71	0.75	0.79		
HSTL-12 Class I, II	1.14	1.2	1.26	0.48 x V _{CCIO} (3) 0.47 x V _{CCIO} (4)	0.5 x V _{CCIO} (3) 0.5 x V _{CCIO} (4)	0.52 x V _{CCIO} (3) 0.53 x V _{CCIO} (4)	_	0.5 x V _{CCIO}	_		

Notes to Table 1-16:

- (1) For an explanation of terms used in Table 1–16, refer to "Glossary" on page 1–37.
- (2) V_{TT} of the transmitting device must track V_{REF} of the receiving device.
- (3) Value shown refers to DC input reference voltage, $V_{REF(DC)}$.
- (4) Value shown refers to AC input reference voltage, $V_{REF(AC)}$.

Table 1-17. Single-Ended SSTL and HSTL I/O Standards Signal Specifications for Cyclone IV Devices

I/O	V _{IL(}	_{DC)} (V)	VIH	_{I(DC)} (V)	V _{IL(}	_(AC) (V)	V _{IH}	(AC) (V)	V _{OL} (V)	V _{OH} (V)	I _{OL}	I _{OH}
Standard	Min	Max	Min	Max	Min	Max	Min	Max	Max	Min	(mĀ)	(mÄ)
SSTL-2 Class I	_	V _{REF} – 0.18	V _{REF} + 0.18	_	_	V _{REF} – 0.35	V _{REF} + 0.35	_	V _{ττ} – 0.57	V _{TT} + 0.57	8.1	-8.1
SSTL-2 Class II	_	V _{REF} – 0.18	V _{REF} + 0.18	_		V _{REF} – 0.35	V _{REF} + 0.35	_	V _{TT} – 0.76	V _{TT} + 0.76	16.4	-16.4
SSTL-18 Class I		V _{REF} – 0.125	V _{REF} + 0.125	_		V _{REF} – 0.25	V _{REF} + 0.25	_	V _{TT} – 0.475	V _{TT} + 0.475	6.7	-6.7
SSTL-18 Class II	_	V _{REF} – 0.125	V _{REF} + 0.125	_		V _{REF} – 0.25	V _{REF} + 0.25	_	0.28	V _{CCIO} - 0.28	13.4	-13.4
HSTL-18 Class I	_	V _{REF} – 0.1	V _{REF} + 0.1	_		V _{REF} – 0.2	V _{REF} + 0.2	_	0.4	V _{CCIO} - 0.4	8	-8
HSTL-18 Class II	_	V _{REF} – 0.1	V _{REF} + 0.1	_		V _{REF} – 0.2	V _{REF} + 0.2	_	0.4	V _{CCIO} - 0.4	16	-16
HSTL-15 Class I	_	V _{REF} – 0.1	V _{REF} + 0.1	_	_	V _{REF} – 0.2	V _{REF} + 0.2	_	0.4	V _{CCIO} - 0.4	8	-8
HSTL-15 Class II	_	V _{REF} – 0.1	V _{REF} + 0.1	_	_	V _{REF} – 0.2	V _{REF} + 0.2	_	0.4	V _{CCIO} - 0.4	16	-16
HSTL-12 Class I	-0.15	V _{REF} – 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	-0.24	V _{REF} – 0.15	V _{REF} + 0.15	V _{CCIO} + 0.24	0.25 × V _{CCIO}	0.75 × V _{CCIO}	8	-8
HSTL-12 Class II	-0.15	V _{REF} – 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	-0.24	V _{REF} – 0.15	V _{REF} + 0.15	V _{CCIO} + 0.24	0.25 × V _{CCIO}	0.75 × V _{CCIO}	14	-14

Table 1–20. Differential I/O Standard Specifications for Cyclone IV Devices (1) (Part 2 of 2)

I/O Standard		V _{CCIO} (V))	V _{ID} (mV)	V _{IcM} (V) ⁽²⁾			V _{OD} (mV) ⁽³⁾			V _{0S} (V) ⁽³⁾		
i/U Stanuaru	Min	Тур	Max	Min	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
LVDS						0.05	$D_{MAX} \leq 500 \text{ Mbps}$	1.80						
(Column I/Os)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \; Mbps \leq D_{MAX} \\ \leq \; 700 \; Mbps \end{array}$	1.80	247	_	600	1.125	1.25	1.375
1,00)						1.05	D _{MAX} > 700 Mbps	1.55						
BLVDS (Row I/Os) (4)	2.375	2.5	2.625	100		_	_	_	_	_	_		_	_
BLVDS (Column I/Os) (4)	2.375	2.5	2.625	100		_	_	_	_	_	_		_	_
mini-LVDS (Row I/Os)	2.375	2.5	2.625	_	_	_			300	_	600	1.0	1.2	1.4
mini-LVDS (Column I/Os) (5)	2.375	2.5	2.625	_	_		_	_	300	_	600	1.0	1.2	1.4
RSDS® (Row I/Os) (5)	2.375	2.5	2.625	_		_	_	_	100	200	600	0.5	1.2	1.5
RSDS (Column I/Os) (5)	2.375	2.5	2.625	_			_		100	200	600	0.5	1.2	1.5
PPDS (Row I/Os) (5)	2.375	2.5	2.625	_	_	_			100	200	600	0.5	1.2	1.4
PPDS (Column I/Os) (5)	2.375	2.5	2.625	_	_	_			100	200	600	0.5	1.2	1.4

Notes to Table 1-20:

- (1) For an explanation of terms used in Table 1–20, refer to "Glossary" on page 1–37.
- (2) V_{IN} range: $0 \text{ V} \leq V_{IN} \leq 1.85 \text{ V}.$
- (3) $R_L \text{ range: } 90 \leq R_L \leq 110 \ \Omega$.
- (4) There are no fixed V_{IN} , V_{OD} , and V_{OS} specifications for BLVDS. They depend on the system topology.
- (5) The Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins.
- (6) The LVPECL I/O standard is only supported on dedicated clock input pins. This I/O standard is not supported for output pins.

Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 3 of 4)

Symbol/	0 1111		C6			C7, I7			C8		
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Signal detect/loss threshold	PIPE mode	65	_	175	65	_	175	65	_	175	mV
t _{LTR} (10)	_	_	_	75	_	_	75	_	_	75	μs
t _{LTR-LTD_Manual} (11)	_	15	_	_	15	_	_	15	_	_	μs
t _{LTD} (12)	_	0	100	4000	0	100	4000	0	100	4000	ns
t _{LTD_Manual} (13)	_		_	4000	_		4000	_		4000	ns
t _{LTD_Auto} (14)	_		_	4000	_		4000	_		4000	ns
Receiver buffer and CDR offset cancellation time (per channel)	_		_	17000	_	_	17000	_	_	17000	recon fig_c lk cycles
	DC Gain Setting = 0	_	0	_	_	0	_	_	0	_	dB
Programmable DC gain	DC Gain Setting = 1	_	3	_	_	3	_	_	3	_	dB
	DC Gain Setting = 2	_	6	_	_	6	_	_	6	_	dB
Transmitter											
Supported I/O Standards	1.5 V PCML										
Data rate (F324 and smaller package)	_	600	_	2500	600	_	2500	600	_	2500	Mbps
Data rate (F484 and larger package)	_	600	_	3125	600	_	3125	600	_	2500	Mbps
V _{OCM}	0.65 V setting	_	650	_	_	650	_	_	650	_	mV
Differential on-chip	100–Ω setting	_	100	_	_	100	_	_	100	_	Ω
termination resistors	150– Ω setting	_	150	_	_	150	_	_	150	_	Ω
Differential and common mode return loss	PIPE, CPRI LV, Serial Rapid I/O SR, SDI, XAUI, SATA					,	_				
Rise time	_	50	_	200	50	_	200	50	_	200	ps
Fall time	_	50	_	200	50	_	200	50	_	200	ps
Intra-differential pair skew	_	_	_	15	_	_	15	_	_	15	ps
Intra-transceiver block skew	_	_	_	120	_	_	120	_	_	120	ps

Figure 1–4 shows the differential receiver input waveform.

Figure 1-4. Receiver Input Waveform




Figure 1–5 shows the transmitter output waveform.

Figure 1-5. Transmitter Output Waveform




Table 1–22 lists the typical V_{OD} for Tx term that equals 100 Ω .

Table 1–22. Typical V_{OD} Setting, Tx Term = 100 Ω

Symbol		V _{OD} Setting (mV)											
Symbol	1	2	3	4 (1)	5	6							
V _{OD} differential peak to peak typical (mV)	400	600	800	900	1000	1200							

Note to Table 1-22:

(1) This setting is required for compliance with the PCle protocol.

Table 1–29 lists the active configuration mode specifications for Cyclone IV devices.

Table 1–29. Active Configuration Mode Specifications for Cyclone IV Devices

Programming Mode	DCLK Range	Typical DCLK	Unit
Active Parallel (AP) (1)	20 to 40	33	MHz
Active Serial (AS)	20 to 40	33	MHz

Note to Table 1-29:

(1) AP configuration mode is only supported for Cyclone IV E devices.

Table 1–30 lists the JTAG timing parameters and values for Cyclone IV devices.

Table 1–30. JTAG Timing Parameters for Cyclone IV Devices (1)

Symbol	Parameter	Min	Max	Unit
t _{JCP}	TCK clock period	40	_	ns
t _{JCH}	TCK clock high time	19	_	ns
t _{JCL}	TCK clock low time	19	_	ns
t _{JPSU_TDI}	JTAG port setup time for TDI	1	_	ns
t _{JPSU_TMS}	JTAG port setup time for TMS	3	_	ns
t_{JPH}	JTAG port hold time	10	_	ns
t _{JPCO}	JTAG port clock to output (2), (3)	_	15	ns
t _{JPZX}	JTAG port high impedance to valid output (2), (3)	_	15	ns
t _{JPXZ}	JTAG port valid output to high impedance (2), (3)	_	15	ns
t _{JSSU}	Capture register setup time	5	_	ns
t _{JSH}	Capture register hold time	10	_	ns
t _{JSCO}	Update register clock to output	_	25	ns
t _{JSZX}	Update register high impedance to valid output	_	25	ns
t _{JSXZ}	Update register valid output to high impedance		25	ns

Notes to Table 1-30:

- (1) For more information about JTAG waveforms, refer to "JTAG Waveform" in "Glossary" on page 1-37.
- (2) The specification is shown for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the output time specification is 16 ns.
- (3) For EP4CGX22, EP4CGX30 (F324 and smaller package), EP4CGX110, and EP4CGX150 devices, the output time specification for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins is 16 ns. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the output time specification is 18 ns.

Periphery Performance

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the high-speed I/O interface, external memory interface, and the PCI/PCI-X bus interface. I/Os using the SSTL-18 Class I termination standard can achieve up to the stated DDR2 SDRAM interfacing speeds. I/Os using general-purpose I/O standards such as 3.3-, 3.0-, 2.5-, 1.8-, or 1.5-LVTTL/LVCMOS are capable of a typical 200 MHz interfacing frequency with a 10 pF load.

Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4) (Part 2 of 2)

Symbol	Modes	C6			C7, I7			C8, A7			C8L, I8L			C9L			Unit
	Mones	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
t _{LOCK} (3)	_	_		1	_	_	1	_		1	_	_	1	_		1	ms

Notes to Table 1-31:

- (1) Applicable for true RSDS and emulated RSDS_E_3R transmitter.
- (2) Cyclone IV E devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated RSDS transmitter is supported at the output pin of all I/O Banks.

 Cyclone IV GX devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (3) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.
- (4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–32. Emulated RSDS_E_1R Transmitter Timing Specifications for Cyclone IV Devices (1), (3) (Part 1 of 2)

Ob.al	Mada		C6			C7, 17	'		C8, A7	7	(C8L, 18	BL	C9L			Unit
Symbol	Modes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIIIL
	×10	5	_	85	5		85	5		85	5	_	85	5	_	72.5	MHz
	×8	5	_	85	5	_	85	5	_	85	5	_	85	5	_	72.5	MHz
f _{HSCLK} (input clock	×7	5	_	85	5	_	85	5	_	85	5	_	85	5	_	72.5	MHz
frequency)	×4	5	_	85	5	_	85	5		85	5	_	85	5	_	72.5	MHz
	×2	5		85	5	_	85	5	_	85	5	_	85	5	_	72.5	MHz
	×1	5	_	170	5	_	170	5	_	170	5	_	170	5	_	145	MHz
	×10	100	_	170	100	_	170	100	_	170	100	_	170	100		145	Mbps
	×8	80	_	170	80	_	170	80	_	170	80	_	170	80	_	145	Mbps
Device operation in	×7	70	_	170	70	_	170	70	_	170	70	_	170	70	_	145	Mbps
Mbps	×4	40	_	170	40		170	40	_	170	40		170	40	_	145	Mbps
	×2	20	1	170	20	_	170	20		170	20	_	170	20		145	Mbps
	×1	10	-	170	10		170	10		170	10		170	10	_	145	Mbps
t _{DUTY}	_	45	_	55	45		55	45	_	55	45		55	45	_	55	%
TCCS	_		1	200	_	_	200	_		200	_	_	200			200	ps
Output jitter (peak to peak)	_	_		500	_	_	500	_		550	_	_	600	_		700	ps
	20 – 80%,																
t _{RISE}	C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	_	500	_	ps
	20 – 80%,																
t _{FALL}	C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_		500	_	ps

Symbol	Modes C6		C6		C7, I7		C8, A7		C8L, I8L		C9L	
	Mones	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{DUTY}	_	45	55	45	55	45	55	45	55	45	55	%
TCCS	_	_	200	_	200	_	200	_	200	_	200	ps
Output jitter (peak to peak)	_	_	500	_	500	_	550	_	600	_	700	ps
t _{LOCK} (2)	_	_	1	_	1	_	1	_	1	_	1	ms

Notes to Table 1-35:

- (1) Cyclone IV E—emulated LVDS transmitter is supported at the output pin of all I/O Banks. Cyclone IV GX—emulated LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–36. LVDS Receiver Timing Specifications for Cyclone IV Devices (1), (3)

0	80	C	6	C 7,	, 17	C8, A7		C8L, I8L		C9L		II!A
Symbol	Modes	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	×10	10	437.5	10	370	10	320	10	320	10	250	MHz
	×8	10	437.5	10	370	10	320	10	320	10	250	MHz
f _{HSCLK} (input clock	×7	10	437.5	10	370	10	320	10	320	10	250	MHz
frequency)	×4	10	437.5	10	370	10	320	10	320	10	250	MHz
1 3,	×2	10	437.5	10	370	10	320	10	320	10	250	MHz
	×1	10	437.5	10	402.5	10	402.5	10	362	10	265	MHz
	×10	100	875	100	740	100	640	100	640	100	500	Mbps
	×8	80	875	80	740	80	640	80	640	80	500	Mbps
HSIODR	×7	70	875	70	740	70	640	70	640	70	500	Mbps
חטוטח	×4	40	875	40	740	40	640	40	640	40	500	Mbps
	×2	20	875	20	740	20	640	20	640	20	500	Mbps
	×1	10	437.5	10	402.5	10	402.5	10	362	10	265	Mbps
SW	_	_	400	_	400	_	400	_	550	_	640	ps
Input jitter tolerance	_	_	500	_	500	_	550	_	600	_	700	ps
t _{LOCK} (2)	_	_	1	_	1	_	1		1		1	ms

Notes to Table 1-36:

- Cyclone IV E—LVDS receiver is supported at all I/O Banks.
 Cyclone IV GX—LVDS receiver is supported at I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

External Memory Interface Specifications

The external memory interfaces for Cyclone IV devices are auto-calibrating and easy to implement.

I/O Timing

Use the following methods to determine I/O timing:

- the Excel-based I/O Timing
- the Quartus II timing analyzer

The Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get a timing budget estimation as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.

The Excel-based I/O Timing spreadsheet is downloadable from Cyclone IV Devices Literature website.

Glossary

Table 1–46 lists the glossary for this chapter.

Table 1-46. Glossary (Part 1 of 5)

Letter	Term	Definitions
Α	_	_
В	_	_
С	_	_
D	_	_
E	_	_
F	f _{HSCLK}	High-speed I/O block: High-speed receiver/transmitter input and output clock frequency.
G	GCLK	Input pin directly to Global Clock network.
u	GCLK PLL	Input pin to Global Clock network through the PLL.
Н	HSIODR	High-speed I/O block: Maximum/minimum LVDS data transfer rate (HSIODR = 1/TUI).
ı	Input Waveforms for the SSTL Differential I/O Standard	V _{IH} V _{REF} V _{IL}

Table 1-46. Glossary (Part 2 of 5)




Table 1-46. Glossary (Part 3 of 5)

Letter	Term	Definitions									
	R_L	Receiver differential input discrete resistor (external to Cyclone IV devices).									
		Receiver input waveform for LVDS and LVPECL differential standards: Single-Ended Waveform									
		Positive Channel (p) = V _{IH}									
		Negative Channel (n) = V _{IL}									
R	Receiver Input Waveform	Ground									
		Differential Waveform (Mathematical Function of Positive & Negative Channel)									
		V _{ID} 0 V									
		V _{ID} p-n									
	Receiver input skew margin (RSKM)	High-speed I/O block: The total margin left after accounting for the sampling window and TCCS. RSKM = (TUI – SW – TCCS) / 2.									
		V _{CGIO}									
		V _{IH(DC)}									
		V_{REF} $V_{IL(DC)}$									
	Single-ended voltage-	Vil(AC)									
S	referenced I/O Standard	$\overline{V_{ ext{OL}}}$									
		The JEDEC standard for SSTI and HSTL I/O standards defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input crosses the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform <i>ringing</i> .									
	SW (Sampling Window)	High-speed I/O block: The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window									

Table 1-46. Glossary (Part 5 of 5)

Letter	Term	Definitions
	V _{CM(DC)}	DC common mode input voltage.
	V _{DIF(AC)}	AC differential input voltage: The minimum AC input differential voltage required for switching.
	V _{DIF(DC)}	DC differential input voltage: The minimum DC input differential voltage required for switching.
	V _{ICM}	Input common mode voltage: The common mode of the differential signal at the receiver.
	V _{ID}	Input differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	V _{IH}	Voltage input high: The minimum positive voltage applied to the input that is accepted by the device as a logic high.
	V _{IH(AC)}	High-level AC input voltage.
	V _{IH(DC)}	High-level DC input voltage.
	V _{IL}	Voltage input low: The maximum positive voltage applied to the input that is accepted by the device as a logic low.
	V _{IL (AC)}	Low-level AC input voltage.
	V _{IL (DC)}	Low-level DC input voltage.
	V _{IN}	DC input voltage.
	V _{OCM}	Output common mode voltage: The common mode of the differential signal at the transmitter.
v	V _{OD}	Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. $V_{OD} = V_{OH} - V_{OL}$.
	V _{OH}	Voltage output high: The maximum positive voltage from an output that the device considers is accepted as the minimum positive high level.
	V _{OL}	Voltage output low: The maximum positive voltage from an output that the device considers is accepted as the maximum positive low level.
	V _{OS}	Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$.
	V _{OX (AC)}	AC differential output cross point voltage: the voltage at which the differential output signals must cross.
	V_{REF}	Reference voltage for the SSTL and HSTL I/O standards.
	V _{REF (AC)}	AC input reference voltage for the SSTL and HSTL I/O standards. $V_{REF(AC)} = V_{REF(DC)} + noise$. The peak-to-peak AC noise on V_{REF} must not exceed 2% of $V_{REF(DC)}$.
	V _{REF (DC)}	DC input reference voltage for the SSTL and HSTL I/O standards.
	V _{SWING (AC)}	AC differential input voltage: AC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.
	V _{SWING (DC)}	DC differential input voltage: DC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.
	V _{TT}	Termination voltage for the SSTL and HSTL I/O standards.
	V _{X (AC)}	AC differential input cross point voltage: The voltage at which the differential input signals must cross.
W	_	
X	_	_
Υ	_	_
Z		_

Document Revision History

Table 1–47 lists the revision history for this chapter.

Table 1–47. Document Revision History

Date	Version	Changes						
March 2016	2.0	Updated note (5) in Table 1–21 to remove support for the N148 package.						
October 2014	1.0	Updated maximum value for V _{CCD_PLL} in Table 1–1.						
October 2014 1.9		Removed extended temperature note in Table 1–3.						
December 2013	1.8	Updated Table 1–21 by adding Note (15).						
May 2013	1.7	Updated Table 1–15 by adding Note (4).						
		■ Updated the maximum value for V _I , V _{CCD_PLL} , V _{CCIO} , V _{CC_CLKIN} , V _{CCH_GXB} , and V _{CCA_GXB} Table 1–1.						
		■ Updated Table 1–11 and Table 1–22.						
October 2012	1.6	 Updated Table 1–21 to include peak-to-peak differential input voltage for the Cyclone IV GX transceiver input reference clock. 						
		■ Updated Table 1–29 to include the typical DCLK value.						
		■ Updated the minimum f _{HSCLK} value in Table 1–31, Table 1–32, Table 1–33, Table 1–34, and Table 1–35.						
		 Updated "Maximum Allowed Overshoot or Undershoot Voltage", "Operating Conditions", and "PLL Specifications" sections. 						
November 2011	1.5	■ Updated Table 1–2, Table 1–3, Table 1–4, Table 1–5, Table 1–8, Table 1–9, Table 1–15, Table 1–18, Table 1–19, and Table 1–21.						
		■ Updated Figure 1–1.						
		■ Updated for the Quartus II software version 10.1 release.						
December 2010	1.4	■ Updated Table 1–21 and Table 1–25.						
		■ Minor text edits.						
		Updated for the Quartus II software version 10.0 release:						
		■ Updated Table 1–3, Table 1–4, Table 1–21, Table 1–25, Table 1–28, Table 1–30, Table 1–40, Table 1–41, Table 1–42, Table 1–43, Table 1–44, and Table 1–45.						
July 2010	1.3	■ Updated Figure 1–2 and Figure 1–3.						
		 Removed SW Requirement and TCCS for Cyclone IV Devices tables. 						
		■ Minor text edits.						
		Updated to include automotive devices:						
		Updated the "Operating Conditions" and "PLL Specifications" sections.						
March 2010	1.2	■ Updated Table 1–1, Table 1–8, Table 1–9, Table 1–21, Table 1–26, Table 1–27, Table 1–31, Table 1–32, Table 1–33, Table 1–35, Table 1–36, Table 1–37, Table 1–38, Table 1–40, Table 1–42, and Table 1–43.						
		■ Added Table 1–5 to include ESD for Cyclone IV devices GPIOs and HSSI I/Os.						
		 Added Table 1–44 and Table 1–45 to include IOE programmable delay for Cyclone IV E 1.2 V core voltage devices. 						
		Minor text edits.						