E·XFL

Intel - EP4CGX150DF31C7N Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Product StatusActiveNumber of LABs/CLBs9360Number of Logic Elements/Cells149760Total RAM Bits6635520Number of I/O475Number of Gates-Voltage - Supply1.16V ~ 1.24VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)Package / Case896-BGA	
Number of Logic Elements/Cells149760Total RAM Bits6635520Number of I/O475Number of Gates-Voltage - Supply1.16V ~ 1.24VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)	
Total RAM Bits6635520Number of I/O475Number of Gates-Voltage - Supply1.16V ~ 1.24VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)	
Number of I/O475Number of Gates-Voltage - Supply1.16V ~ 1.24VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)	
Number of Gates-Voltage - Supply1.16V ~ 1.24VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)	
Voltage - Supply1.16V ~ 1.24VMounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)	
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C (TJ)	
Operating Temperature 0°C ~ 85°C (TJ)	
Package / Case 896-BGA	
-	
Supplier Device Package 896-FBGA (31x31)	
Purchase URL https://www.e-xfl.com/product-detail/intel/ep4cgx150df31c7n	

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for 65% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 65/10ths of a year.

Symbol	Parameter	Condition (V)	Overshoot Duration as % of High Time	Unit											
		V ₁ = 4.20	100	%											
		V ₁ = 4.25	98	%											
		$V_1 = 4.30$	65	%											
		V ₁ = 4.35	43	%											
	AC Input Voltage													$V_1 = 4.40$	29
									$V_1 = 4.45$	20	%				
		$V_1 = 4.50$	13	%											
		V ₁ = 4.55	9	%											
		$V_1 = 4.60$	6	%											

Table 1–2. Maximum Allowed Overshoot During Transitions over a 10-Year Time Frame for Cyclone IV Devices

Figure 1–1 shows the methodology to determine the overshoot duration. The overshoot voltage is shown in red and is present on the input pin of the Cyclone IV device at over 4.3 V but below 4.4 V. From Table 1–2, for an overshoot of 4.3 V, the percentage of high time for the overshoot can be as high as 65% over a 10-year period. Percentage of high time is calculated as ([delta T]/T) × 100. This 10-year period assumes that the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal. For lower I/O toggle rates and situations in which the device is in an idle state, lifetimes are increased.






Table 1-3.	Recommended Operating Conditions for Cyclone IV E Devices ^{(1), (2}	⁹ (Part 2 of 2)
------------	--	----------------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{Diode}	Magnitude of DC current across PCI-clamp diode when enable	_	_		10	mA

Notes to Table 1–3:

 Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades.

(2) V_{CCI0} for all I/O banks must be powered up during device operation. All vCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.

(3) V_{CC} must rise monotonically.

(4) V_{CCI0} powers all input buffers.

(5) The POR time for Standard POR ranges between 50 and 200 ms. Each individual power supply must reach the recommended operating range within 50 ms.

(6) The POR time for Fast POR ranges between 3 and 9 ms. Each individual power supply must reach the recommended operating range within 3 ms.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{ccint} <i>(3)</i>	Core voltage, PCIe hard IP block, and transceiver PCS power supply		1.16	1.2	1.24	V
V _{CCA} (1), (3)	PLL analog power supply	_	2.375	2.5	2.625	V
V _{CCD_PLL} <i>(2)</i>	PLL digital power supply	_	1.16	1.2	1.24	V
	I/O banks power supply for 3.3-V operation	—	3.135	3.3	3.465	V
	I/O banks power supply for 3.0-V operation	—	2.85	3	3.15	V
V _{ccio} (3), (4)	I/O banks power supply for 2.5-V operation	_	2.375	2.5	2.625	V
	I/O banks power supply for 1.8-V operation	—	1.71	1.8	1.89	V
	I/O banks power supply for 1.5-V operation	—	1.425	1.5	1.575	V
	I/O banks power supply for 1.2-V operation	_	1.14	1.2	1.26	V
	Differential clock input pins power supply for 3.3-V operation	—	3.135	3.3	3.465	V
	Differential clock input pins power supply for 3.0-V operation	—	2.85	3	3.15	V
V _{CC_CLKIN}	Differential clock input pins power supply for 2.5-V operation	—	2.375	2.5	2.625	V
(3), (5), (6)	Differential clock input pins power supply for 1.8-V operation	—	1.71	1.8	1.89	V
	Differential clock input pins power supply for 1.5-V operation	—	1.425	1.5	1.575	V
	Differential clock input pins power supply for 1.2-V operation	—	1.14	1.2	1.26	V
V _{CCH_GXB}	Transceiver output buffer power supply	_	2.375	2.5	2.625	V

Table 1–4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 1 of 2)

Example 1–1 shows how to calculate the change of 50- Ω I/O impedance from 25°C at 3.0 V to 85°C at 3.15 V.

Example 1–1. Impedance Change

$$\begin{split} \Delta R_V &= (3.15-3) \times 1000 \times -0.026 = -3.83 \\ \Delta R_T &= (85-25) \times 0.262 = 15.72 \\ \text{Because } \Delta R_V \text{ is negative,} \\ MF_V &= 1 \ / \ (3.83/100 + 1) = 0.963 \\ \text{Because } \Delta R_T \text{ is positive,} \\ MF_T &= 15.72/100 + 1 = 1.157 \\ MF &= 0.963 \times 1.157 = 1.114 \\ R_{\text{final}} &= 50 \times 1.114 = 55.71 \ \Omega \end{split}$$

Pin Capacitance

Table 1–11 lists the pin capacitance for Cyclone IV devices.

Symbol	Parameter	Typical – Quad Flat Pack (QFP)	Typical – Quad Flat No Leads (QFN)	Typical – Ball-Grid Array (BGA)	Unit
C _{IOTB}	Input capacitance on top and bottom I/O pins	7	7	6	pF
C _{IOLR}	Input capacitance on right I/O pins	7	7	5	pF
C_{LVDSLR}	Input capacitance on right I/O pins with dedicated LVDS output	8	8	7	pF
C _{VREFLR}	Input capacitance on right dual-purpose ${\tt VREF}$ pin when used as $V_{\sf REF}$ or user I/O pin	21	21	21	pF
C _{VREFTB}	Input capacitance on top and bottom dual-purpose ${\tt VREF}$ pin when used as $V_{\sf REF}$ or user I/O pin	23 <i>(3)</i>	23	23	pF
C _{CLKTB}	Input capacitance on top and bottom dedicated clock input pins	7	7	6	pF
C _{CLKLR}	Input capacitance on right dedicated clock input pins	6	6	5	pF

Notes to Table 1-11:

(1) The pin capacitance applies to FBGA, UBGA, and MBGA packages.

(2) When you use the vref pin as a regular input or output, you can expect a reduced performance of toggle rate and t_{CO} because of higher pin capacitance.

(3) C_{VREFTB} for the EP4CE22 device is 30 pF.

Internal Weak Pull-Up and Weak Pull-Down Resistor

Table 1–12 lists the weak pull-up and pull-down resistor values for Cyclone IV devices.

Table 1–12. Internal Weak Pull-Up and Weak Pull-Down Resistor Values for Cyclone IV Devices ⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		$V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (2), (3)	7	25	41	kΩ
	Value of the I/O pin pull-up resistor	$V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (2), (3)	7	28	47	kΩ
R	before and during configuration, as	$V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (2), (3)	8	35	61	kΩ
R_pu	well as user mode if you enable the programmable pull-up resistor option	$V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (2), (3)	10	57	108	kΩ
		$V_{CCIO} = 1.5 \text{ V} \pm 5\%$ (2), (3)	13	82	163	kΩ
		$V_{CCIO} = 1.2 \text{ V} \pm 5\%$ (2), (3)	19	143	351	kΩ
		$V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (4)	6	19	30	kΩ
R_pd	Value of the I/O pin pull-down resistor before and during configuration	$V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (4)	6	22	36	kΩ
		$V_{CCIO} = 2.5 V \pm 5\%$ (4)	6	25	43	kΩ
		$V_{CCIO} = 1.8 V \pm 5\%$ (4)	7	35	71	kΩ
		$V_{CCIO} = 1.5 V \pm 5\%$ (4)	8	50	112	kΩ

Notes to Table 1–12:

- (1) All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK.
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .
- $\begin{array}{ll} \text{(3)} & \text{R}_{_{PU}} = (\text{V}_{\text{CCI0}} \text{V}_{\text{I}})/\text{I}_{\text{R}_{_{PU}}} \\ & \text{Minimum condition: } -40^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} + 5\%, \ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 5\% 50 \ \text{mV}; \\ & \text{Typical condition: } 25^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}}, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = 10^{\circ}\text{C}; \ \text{V}_{\text{CO}} = 10^{\circ$
- $\begin{array}{ll} (4) & R_{_PD} = V_I/I_{R_PD} \\ & \text{Minimum condition:} -40^{\circ}\text{C}; \ V_{CCIO} = V_{CC} + 5\%, \ V_I = 50 \ \text{mV}; \\ & \text{Typical condition:} \ 25^{\circ}\text{C}; \ V_{CCIO} = V_{CC}, \ V_I = V_{CC} 5\%; \\ & \text{Maximum condition:} \ 100^{\circ}\text{C}; \ V_{CCIO} = V_{CC} 5\%, \ V_I = V_{CC} 5\%; \ \text{in which } V_I \ \text{refers to the input voltage at the I/O pin.} \end{array}$

Hot-Socketing

Table 1–13 lists the hot-socketing specifications for Cyclone IV devices.

Table 1–13. Hot-Socketing Specifications for Cyclone IV Devices

Symbol	Parameter	Maximum
I _{IOPIN(DC)}	DC current per I/O pin	300 μA
I _{IOPIN(AC)}	AC current per I/O pin	8 mA <i>(1)</i>
I _{XCVRTX(DC)}	DC current per transceiver TX pin	100 mA
I _{XCVRRX(DC)}	DC current per transceiver RX pin	50 mA

Note to Table 1-13:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |IIOPIN| = C dv/dt, in which C is the I/O pin capacitance and dv/dt is the slew rate.

During hot-socketing, the I/O pin capacitance is less than 15 pF and the clock pin capacitance is less than 20 pF.

Schmitt Trigger Input

Cyclone IV devices support Schmitt trigger input on the TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signals with slow edge rate. Table 1–14 lists the hysteresis specifications across the supported V_{CCIO} range for Schmitt trigger inputs in Cyclone IV devices.

 Table 1–14.
 Hysteresis Specifications for Schmitt Trigger Input in Cyclone IV Devices

Symbol	Parameter	Conditions (V)	Minimum	Unit
V _{SCHMITT}		V _{CCI0} = 3.3	200	mV
	Hysteresis for Schmitt trigger	V _{CCI0} = 2.5	200	mV
	input	V _{CCI0} = 1.8	140	mV
		V _{CCI0} = 1.5	110	mV

I/O Standard Specifications

The following tables list input voltage sensitivities (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}), for various I/O standards supported by Cyclone IV devices. Table 1–15 through Table 1–20 provide the I/O standard specifications for Cyclone IV devices.

1/0 Standard	V _{CCIO} (V)		V	_{IL} (V)	V	/ _{IH} (V)	V _{OL} (V)	V _{OH} (V)	I _{OL}	I _{OH}	
I/O Standard	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mA) (4)	(mA) (4)
3.3-V LVTTL <i>(3)</i>	3.135	3.3	3.465	—	0.8	1.7	3.6	0.45	2.4	4	-4
3.3-V LVCMOS (3)	3.135	3.3	3.465		0.8	1.7	3.6	0.2	V _{CCI0} - 0.2	2	-2
3.0-V LVTTL (3)	2.85	3.0	3.15	-0.3	0.8	1.7	V _{CCI0} + 0.3	0.45	2.4	4	-4
3.0-V LVCMOS (3)	2.85	3.0	3.15	-0.3	0.8	1.7	V _{CCI0} + 0.3	0.2	$V_{CC10} - 0.2$	0.1	-0.1
2.5 V ⁽³⁾	2.375	2.5	2.625	-0.3	0.7	1.7	V _{CCI0} + 0.3	0.4	2.0	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 x V _{CCI0}	0.65 x V _{CCI0}	2.25	0.45	V _{CCI0} – 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 x V _{CCI0}	0.65 x V _{CCI0}	V _{CCI0} + 0.3	0.25 x V _{CCIO}	0.75 x V _{CCIO}	2	-2
1.2 V	1.14	1.2	1.26	-0.3	0.35 x V _{CCI0}	0.65 x V _{CCI0}	V _{CCI0} + 0.3	0.25 x V _{CCIO}	0.75 x V _{CCIO}	2	-2
3.0-V PCI	2.85	3.0	3.15		0.3 x V _{CCIO}	0.5 x V _{CCIO}	V _{CCI0} + 0.3	0.1 x V _{CCIO}	0.9 x V _{CCIO}	1.5	-0.5
3.0-V PCI-X	2.85	3.0	3.15	_	0.35 x V _{CCI0}	0.5 x V _{CCI0}	V _{CCI0} + 0.3	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$	1.5	-0.5

Table 1–15. Single-Ended I/O Standard Specifications for Cyclone IV Devices (1), (2)

Notes to Table 1–15:

(1) For voltage-referenced receiver input waveform and explanation of terms used in Table 1–15, refer to "Glossary" on page 1–37.

(2) AC load CL = 10 pF

(3) For more information about interfacing Cyclone IV devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O standards, refer to AN 447: Interfacing Cyclone III and Cyclone IV Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.

(4) To meet the loL and loH specifications, you must set the current strength settings accordingly. For example, to meet the **3.3-V LVTTL** specification (4 mA), set the current strength settings to 4 mA or higher. Setting at lower current strength may not meet the loL and loH specifications in the handbook.

1/0 Ober devid	V _{CCIO} (V)			V _{ID} (mV) V _{ICM} (V) ⁽²⁾					V _{0D} (mV) ⁽³⁾			V _{0S} (V) ⁽³⁾		
I/O Standard	Min Typ Max M		Min Max		Min	Min Condition		Min	/lin Typ		Min	Тур	Max	
						0.05	$D_{MAX} \leq ~500~Mbps$	1.80						
LVDS (Column I/Os)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \mbox{ Mbps} \leq D_{MAX} \\ \leq \mbox{ 700 } \mbox{ Mbps} \end{array}$	1.80	247	_	600	1.125	1.25	1.375
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						1.05	D _{MAX} > 700 Mbps	1.55						
BLVDS (Row I/Os) ⁽⁴⁾	2.375	2.5	2.625	100	_	_	_	_	_	_	_			_
BLVDS (Column I/Os) ⁽⁴⁾	2.375	2.5	2.625	100	_	_	_	_	_		_	_	_	
mini-LVDS (Row I/Os) (5)	2.375	2.5	2.625	_	_	_	_	_	300	_	600	1.0	1.2	1.4
mini-LVDS (Column I/Os) ⁽⁵⁾	2.375	2.5	2.625	_	_		_	_	300	_	600	1.0	1.2	1.4
RSDS® (Row I/Os) ⁽⁵⁾	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.5
RSDS (Column I/Os) ⁽⁵⁾	2.375	2.5	2.625	_	_	_	_	_	100	200	600	0.5	1.2	1.5
PPDS (Row I/Os) <i>(</i> 5)	2.375	2.5	2.625	—	_		—		100	200	600	0.5	1.2	1.4
PPDS (Column I/Os) ⁽⁵⁾	2.375	2.5	2.625				_		100	200	600	0.5	1.2	1.4

Table 1-20.	Differential I/O Standard S	pecifications for C	yclone IV Devices ⁽¹⁾	(Part 2 of 2)
-------------	-----------------------------	---------------------	----------------------------------	---------------

Notes to Table 1-20:

(1) For an explanation of terms used in Table 1–20, refer to "Glossary" on page 1–37.

(2) $~V_{IN}$ range: 0 V $\leq V_{IN} \leq$ 1.85 V.

 $(3) \quad R_L \text{ range: } 90 \leq \ R_L \leq \ 110 \ \Omega \, .$

(4) There are no fixed $V_{\rm IN},\,V_{\rm OD},\, and\,V_{\rm OS}$ specifications for BLVDS. They depend on the system topology.

(5) The Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins.

(6) The LVPECL I/O standard is only supported on dedicated clock input pins. This I/O standard is not supported for output pins.

Power Consumption

Use the following methods to estimate power for a design:

- the Excel-based EPE
- the Quartus[®] II PowerPlay power analyzer feature

The interactive Excel-based EPE is used prior to designing the device to get a magnitude estimate of the device power. The Quartus II PowerPlay power analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay power analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, combined with detailed circuit models, can yield very accurate power estimates.

To For more information about power estimation tools, refer to the *Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

Switching Characteristics

This section provides performance characteristics of Cyclone IV core and periphery blocks for commercial grade devices.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The upper-right hand corner of these tables show the designation as "Preliminary".
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

Symbol/	Oggelitions		C6			C7, I7			C 8		11
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Receiver					•	•		•	•		
Supported I/O Standards	1.4 V PCML, 1.5 V PCML, 2.5 V PCML, LVPECL, LVDS										
Data rate (F324 and smaller package) ⁽¹⁵⁾	_	600	_	2500	600	_	2500	600	_	2500	Mbps
Data rate (F484 and larger package) ⁽¹⁵⁾	—	600	_	3125	600	_	3125	600	_	2500	Mbps
Absolute V _{MAX} for a receiver pin <i>(3)</i>	—	_	_	1.6	_	_	1.6	_	_	1.6	V
Operational V _{MAX} for a receiver pin	—	_	_	1.5	_	_	1.5	_	_	1.5	V
Absolute V _{MIN} for a receiver pin	_	-0.4	_	_	-0.4	_	_	-0.4	_	_	V
Peak-to-peak differential input voltage V _{ID} (diff p-p)	V _{ICM} = 0.82 V setting, Data Rate = 600 Mbps to 3.125 Gbps	0.1	_	2.7	0.1	_	2.7	0.1	_	2.7	V
V _{ICM}	V _{ICM} = 0.82 V setting	_	820 ± 10%	_	_	820 ± 10%	_	_	820 ± 10%	_	mV
Differential on-chip	100– Ω setting		100	—	_	100		_	100	—	Ω
termination resistors	150– Ω setting	_	150	_	_	150		_	150	—	Ω
Differential and common mode return loss	PIPE, Serial Rapid I/O SR, SATA, CPRI LV, SDI, XAUI					Compliant	Ľ				_
Programmable ppm detector ⁽⁴⁾	_				± 62.5	, 100, 128 250, 300					ppm
Clock data recovery (CDR) ppm tolerance (without spread-spectrum clocking enabled)				±300 <i>(5)</i> , ±350 <i>(6)</i> , <i>(7)</i>			±300 (5), ±350 (6), (7)		_	±300 (5), ±350 (6), (7)	ppm
CDR ppm tolerance (with synchronous spread-spectrum clocking enabled) ⁽⁸⁾	_	_		350 to 5350 (7), (9)	_		350 to 5350 (7), (9)	_		350 to 5350 (7), (9)	ppm
Run length	—		80		—	80	_	—	80		UI
	No Equalization		—	1.5	—	_	1.5	—	_	1.5	dB
Programmable	Medium Low		_	4.5	_	_	4.5	_		4.5	dB
equalization	Medium High		_	5.5	—	_	5.5	—	_	5.5	dB
	High	—		7	-	_	7	-	_	7	dB

Table 1–21.	Transceiver S	necification fo	r Cyclone	IV GX Devices	(Part 2 of 4)
	Inalisourior o	poontioution to		11 UN DU11003	(1 41 (2 01 4)

Figure 1–2 shows the lock time parameters in manual mode.

LTD = lock-to-data. LTR = lock-to-reference.




Figure 1–2. Lock Time Parameters for Manual Mode

Figure 1–3 shows the lock time parameters in automatic mode.

Figure 1–3. Lock Time Parameters for Automatic Mode




Table 1–29 lists the active configuration mode specifications for Cyclone IV devices.

Programming Mode	DCLK Range	Typical DCLK	Unit
Active Parallel (AP) ⁽¹⁾	20 to 40	33	MHz
Active Serial (AS)	20 to 40	33	MHz

Table 1–29. Active Configuration Mode Specifications for Cyclone IV Devices

Note to Table 1-29:

(1) AP configuration mode is only supported for Cyclone IV E devices.

Table 1-30 lists the JTAG timing parameters and values for Cyclone IV devices.

Table 1–30. JTAG Timing Parameters for Cyclone IV Devices (1)

Symbol	Parameter	Min	Max	Unit
t _{JCP}	TCK clock period	40	—	ns
t _{JCH}	TCK clock high time	19	_	ns
t _{JCL}	TCK clock low time	19	_	ns
t _{JPSU_TDI}	JTAG port setup time for TDI	1	_	ns
t _{JPSU_TMS}	JTAG port setup time for TMS	3	_	ns
t _{JPH}	JTAG port hold time	10	_	ns
t _{JPC0}	JTAG port clock to output ^{(2), (3)}	—	15	ns
t _{JPZX}	JTAG port high impedance to valid output ^{(2), (3)}	—	15	ns
t _{JPXZ}	JTAG port valid output to high impedance ^{(2), (3)}	—	15	ns
t _{JSSU}	Capture register setup time	5	_	ns
t _{JSH}	Capture register hold time	10	_	ns
t _{JSC0}	Update register clock to output	_	25	ns
t _{JSZX}	Update register high impedance to valid output	_	25	ns
t _{JSXZ}	Update register valid output to high impedance		25	ns

Notes to Table 1-30:

(1) For more information about JTAG waveforms, refer to "JTAG Waveform" in "Glossary" on page 1–37.

- (2) The specification is shown for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the output time specification is 16 ns.
- (3) For EP4CGX22, EP4CGX30 (F324 and smaller package), EP4CGX110, and EP4CGX150 devices, the output time specification for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins is 16 ns. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the output time specification is 18 ns.

Periphery Performance

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the high-speed I/O interface, external memory interface, and the PCI/PCI-X bus interface. I/Os using the SSTL-18 Class I termination standard can achieve up to the stated DDR2 SDRAM interfacing speeds. I/Os using general-purpose I/O standards such as 3.3-, 3.0-, 2.5-, 1.8-, or 1.5-LVTTL/LVCMOS are capable of a typical 200 MHz interfacing frequency with a 10 pF load.

- ***** For more information about the supported maximum clock rate, device and pin planning, IP implementation, and device termination, refer to *Section III: System Performance Specifications* of the *External Memory Interfaces Handbook*.
- Actual achievable frequency depends on design- and system-specific factors. Perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specifications

Table 1–31 through Table 1–36 list the high-speed I/O timing for Cyclone IV devices. For definitions of high-speed timing specifications, refer to "Glossary" on page 1–37.

Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4) (Part 1 of 2)

0 milest			C6			C7, I	7		C8, A	7		C8L, I	8L		C9L		
Symbol	Modes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
	×10	5		180	5		155.5	5		155.5	5		155.5	5		132.5	MHz
	×8	5		180	5		155.5	5		155.5	5		155.5	5		132.5	MHz
f _{HSCLK} (input clock	×7	5	_	180	5	—	155.5	5	_	155.5	5	_	155.5	5	_	132.5	MHz
(input clock frequency)	×4	5	_	180	5	—	155.5	5	_	155.5	5	_	155.5	5	_	132.5	MHz
1 37	×2	5		180	5		155.5	5		155.5	5		155.5	5		132.5	MHz
	×1	5	_	360	5		311	5	_	311	5	_	311	5		265	MHz
	×10	100	_	360	100		311	100	_	311	100	_	311	100	_	265	Mbps
	×8	80		360	80		311	80		311	80		311	80	—	265	Mbps
Device operation in	×7	70		360	70	—	311	70		311	70		311	70	—	265	Mbps
Mbps	×4	40		360	40	—	311	40		311	40		311	40	—	265	Mbps
	×2	20	_	360	20		311	20	_	311	20	_	311	20	—	265	Mbps
	×1	10		360	10	—	311	10		311	10		311	10	—	265	Mbps
t _{DUTY}	—	45		55	45		55	45		55	45		55	45		55	%
Transmitter channel-to- channel skew (TCCS)	_	_		200	_	_	200	_	_	200	_		200	_	_	200	ps
Output jitter (peak to peak)	—	_	_	500	_	_	500	_	_	550	_	_	600	_	_	700	ps
t _{RISE}	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500		_	500		ps
t _{FALL}	20 – 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	_	500		ps

Symbol	Modes		C6			C 7, I	7		C8, A	7		C8L, I	BL		C9L		Unit
Symbol	WOUCS	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIIIL
t _{LOCK} (3)				1	—	—	1	—	_	1		—	1			1	ms

Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices ^{(1), (2), (4)} (Part 2 of 2)

Notes to Table 1-31:

(1) Applicable for true RSDS and emulated RSDS_E_3R transmitter.

(2) Cyclone IV E devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated RSDS transmitter is supported at the output pin of all I/O Banks. Cyclone IV GX devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is only supported at the

pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
(3) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Gumbal	Madas		C6			C7, 17	,		C8, A7	7	(C8L, 18	SL		C9L		Unit
Symbol	Modes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UNIT
	×10	5	—	85	5	—	85	5		85	5		85	5	—	72.5	MHz
	×8	5		85	5		85	5	-	85	5	_	85	5	—	72.5	MHz
f _{HSCLK} (input clock	×7	5	—	85	5	_	85	5	_	85	5	_	85	5	—	72.5	MHz
frequency)	×4	5		85	5		85	5	_	85	5	_	85	5	—	72.5	MHz
,	×2	5	_	85	5	_	85	5		85	5		85	5	_	72.5	MHz
	×1	5	_	170	5	_	170	5	_	170	5	_	170	5	—	145	MHz
	×10	100		170	100		170	100	_	170	100	_	170	100	—	145	Mbps
	×8	80	—	170	80		170	80	_	170	80	_	170	80	—	145	Mbps
Device operation in	×7	70	—	170	70		170	70	_	170	70	_	170	70	—	145	Mbps
Mbps	×4	40	—	170	40	_	170	40	_	170	40	_	170	40	—	145	Mbps
	×2	20	_	170	20		170	20	_	170	20	_	170	20	—	145	Mbps
	×1	10	_	170	10	_	170	10	_	170	10	_	170	10	—	145	Mbps
t _{DUTY}	—	45	_	55	45	-	55	45	_	55	45	_	55	45	—	55	%
TCCS	—	—	_	200	_		200	_	_	200	_	_	200	_	—	200	ps
Output jitter (peak to peak)	_	_	_	500	_	_	500	_	_	550	_	_	600	_		700	ps
	20-80%,																
t _{RISE}	C _{LOAD} = 5 pF	-	500		_	500		_	500		_	500		_	500	—	ps
t _{FALL}	20 - 80%, C _{LOAD} =	_	500	_	_	500	_	_	500	_	_	500	_	_	500		ps
	5 pF																

Table 1–32. Emulated RSDS_E_1R Transmitter Timing Specifications for Cyclone IV Devices ^{(1), (3)} (Part 1 of 2)

Symbol	Modes		C6			C7, 17			C8, A7	7		C8L, 18	L		C9L		Unit
əyilibul	WIUUES	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
t _{LOCK} (2)	_	—		1		—	1	_		1	—		1		—	1	ms

Table 1–32. Emulated RSDS_E	1R Transmitter Timing	Specifications for C	vclone IV Devices ^{(1), (3)}	(Part 2 of 2)
		• • • • • • • • • • • • • • • • •		(

Notes to Table 1-32:

(1) Emulated RSDS_E_1R transmitter is supported at the output pin of all I/O Banks of Cyclone IV E devices and I/O Banks 3, 4, 5, 6, 7, 8, and 9 of Cyclone IV GX devices.

(2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Gumbal	Modes		C6			C7, 17	7		C8, A	7		C8L, I	8L		C9L		Unit
Symbol	woues	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIIIL
	×10	5	_	200	5	—	155.5	5	—	155.5	5	_	155.5	5	_	132.5	MHz
	×8	5	_	200	5	_	155.5	5	—	155.5	5	_	155.5	5	_	132.5	MHz
f _{HSCLK} (input clock	×7	5	_	200	5	_	155.5	5	—	155.5	5	_	155.5	5	_	132.5	MHz
frequency)	×4	5	_	200	5	—	155.5	5	—	155.5	5		155.5	5		132.5	MHz
,	×2	5	_	200	5	_	155.5	5	—	155.5	5	_	155.5	5	_	132.5	MHz
	×1	5	_	400	5	_	311	5	—	311	5	_	311	5	_	265	MHz
	×10	100	_	400	100	_	311	100	—	311	100		311	100		265	Mbps
	×8	80	_	400	80	_	311	80	—	311	80	_	311	80	_	265	Mbps
Device operation in	×7	70	_	400	70	—	311	70	—	311	70	_	311	70	—	265	Mbps
Mbps	×4	40	—	400	40	—	311	40	—	311	40	_	311	40	—	265	Mbps
	×2	20		400	20		311	20	_	311	20		311	20	_	265	Mbps
	×1	10	_	400	10	—	311	10		311	10	_	311	10		265	Mbps
t _{DUTY}	—	45	_	55	45	_	55	45	—	55	45		55	45		55	%
TCCS	—	_	_	200	_	_	200	_	—	200	_	_	200	_	_	200	ps
Output jitter (peak to peak)	—	_	_	500	_	_	500	_		550	_	_	600		_	700	ps
t _{RISE}	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	_	500	_	ps
t _{FALL}	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	_	500	_	ps
t _{LOCK} (3)				1			1			1			1			1	ms

Table 1–33. Mini-LVDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4)

Notes to Table 1-33:

(1) Applicable for true and emulated mini-LVDS transmitter.

(2) Cyclone IV E—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated mini-LVDS transmitter is supported at the output pin of all I/O banks.
Cyclone IV GY—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5.

Cyclone IV GX—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.

(3) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Gumbal	Madaa	C	6	C 7	, 17	C 8,	, A7	C8L	, 18L	C	9L	11
Symbol	Modes	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	×10	5	420	5	370	5	320	5	320	5	250	MHz
	×8	5	420	5	370	5	320	5	320	5	250	MHz
f _{HSCLK} (input	×7	5	420	5	370	5	320	5	320	5	250	MHz
clock frequency)	×4	5	420	5	370	5	320	5	320	5	250	MHz
	×2	5	420	5	370	5	320	5	320	5	250	MHz
	×1	5	420	5	402.5	5	402.5	5	362	5	265	MHz
	×10	100	840	100	740	100	640	100	640	100	500	Mbps
	×8	80	840	80	740	80	640	80	640	80	500	Mbps
	×7	70	840	70	740	70	640	70	640	70	500	Mbps
HSIODR	×4	40	840	40	740	40	640	40	640	40	500	Mbps
	×2	20	840	20	740	20	640	20	640	20	500	Mbps
	×1	10	420	10	402.5	10	402.5	10	362	10	265	Mbps
t _{DUTY}	—	45	55	45	55	45	55	45	55	45	55	%
TCCS	—	_	200	_	200	—	200		200	—	200	ps
Output jitter (peak to peak)	_	_	500	_	500	_	550		600	_	700	ps
t _{LOCK} (2)	—	—	1	—	1		1	—	1	—	1	ms

Table 1–34. True LVDS Transmitter Timing Specifications for Cyclone IV Devices ^{(1), (3)}

Notes to Table 1-34:

(1) Cyclone IV E—true LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Cyclone IV GX—true LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6.

(2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices ^{(1), (3)} (Part 1 of 2)

Symbol	Madaa	C	6	C7,	, 17	C8,	A7	C8L	, 18L	C	9L	Unit
	Modes	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	×10	5	320	5	320	5	275	5	275	5	250	MHz
	×8	5	320	5	320	5	275	5	275	5	250	MHz
f _{HSCLK} (input clock	×7	5	320	5	320	5	275	5	275	5	250	MHz
frequency)	×4	5	320	5	320	5	275	5	275	5	250	MHz
1 37	×2	5	320	5	320	5	275	5	275	5	250	MHz
	×1	5	402.5	5	402.5	5	402.5	5	362	5	265	MHz
	×10	100	640	100	640	100	550	100	550	100	500	Mbps
	×8	80	640	80	640	80	550	80	550	80	500	Mbps
HSIODR	×7	70	640	70	640	70	550	70	550	70	500	Mbps
	×4	40	640	40	640	40	550	40	550	40	500	Mbps
	×2	20	640	20	640	20	550	20	550	20	500	Mbps
	×1	10	402.5	10	402.5	10	402.5	10	362	10	265	Mbps

IOE Programmable Delay

Table 1–40 and Table 1–41 list the IOE programmable delay for Cyclone IV E 1.0 V core voltage devices.

		Number			Γ	Nax Offse	t		
Parameter	Paths Affected	of	Min Offset	Fast (Fast Corner		Slow Corner		
		Setting		C8L	18L	C8L	C9L	18L	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	2.054	1.924	3.387	4.017	3.411	ns
Input delay from pin to input register	Pad to I/O input register	8	0	2.010	1.875	3.341	4.252	3.367	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.641	0.631	1.111	1.377	1.124	ns
Input delay from dual-purpose clock pin to fan-out destinations		12	0	0.971	0.931	1.684	2.298	1.684	ns

Notes to Table 1-40:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

		Number			I	Max Offse	t		
Parameter	Paths Affected	of	Min Offset	Fast (Corner	S	Unit		
		Setting		C8L	18L	C8L	C9L	18L	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	2.057	1.921	3.389	4.146	3.412	ns
Input delay from pin to input register	Pad to I/O input register	8	0	2.059	1.919	3.420	4.374	3.441	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.670	0.623	1.160	1.420	1.168	ns
Input delay from dual-purpose clock pin to fan-out destinations		12	0	0.960	0.919	1.656	2.258	1.656	ns

Notes to Table 1-41:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

Table 1–42 and Table 1–43 list the IOE programmable delay for Cyclone IV E 1.2 V core voltage devices.

		Number					Max	Offset					
Parameter	Paths Affected	of	Min Offset	Fa	ast Corn	er	Slow Corner						
		Setting		C6	17	A7	C6	C7	C8	17	A7		
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.211	1.211	2.177	2.340	2.433	2.388	2.508	ns	
Input delay from pin to input register	Pad to I/O input register	8	0	1.307	1.203	1.203	2.19	2.387	2.540	2.430	2.545	ns	
Delay from output register to output pin	I/O output register to pad	2	0	0.437	0.402	0.402	0.747	0.820	0.880	0.834	0.873	ns	
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.693	0.665	0.665	1.200	1.379	1.532	1.393	1.441	ns	

Notes to Table 1-42:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

		Number					Max (Offset					
Parameter	Paths Affected	of	Min Offset	Fa	ast Corn	er	Slow Corner						
		Setting		C6	17	A7	C6	C7	C8	17	A7		
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.209	1.209	2.201	2.386	2.510	2.429	2.548	ns	
Input delay from pin to input register	Pad to I/O input register	8	0	1.312	1.207	1.207	2.202	2.402	2.558	2.447	2.557	ns	
Delay from output register to output pin	I/O output register to pad	2	0	0.458	0.419	0.419	0.783	0.861	0.924	0.875	0.915	ns	
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.686	0.657	0.657	1.185	1.360	1.506	1.376	1.422	ns	

Table 1–43. IOE Programmable Delay on Row Pins for Cyclone IV E 1.2 V Core Voltage Devices (1), (2)

Notes to Table 1-43:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

I/O Timing

Use the following methods to determine I/O timing:

- the Excel-based I/O Timing
- the Quartus II timing analyzer

The Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get a timing budget estimation as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.

The Excel-based I/O Timing spreadsheet is downloadable from Cyclone IV Devices Literature website.

Glossary

Table 1–46 lists the glossary for this chapter.

Letter	Term	Definitions						
Α	—	—						
В	—	—						
C	—	—						
D	—	—						
E	—							
F	f _{HSCLK}	High-speed I/O block: High-speed receiver/transmitter input and output clock frequency.						
G	GCLK	Input pin directly to Global Clock network.						
u	GCLK PLL	Input pin to Global Clock network through the PLL.						
Н	HSIODR	High-speed I/O block: Maximum/minimum LVDS data transfer rate (HSIODR = 1/TUI).						
I	Input Waveforms for the SSTL Differential I/O Standard	Vswing Vswing V _{IH} V _{REF} V _{IL}						

Table 1-46. Glossary (Part 1 of 5)




Table 1-46. Glossary (Part 2 of 5)

Letter	Term	Definitions									
	t _C	High-speed receiver and transmitter input and output clock period.									
	Channel-to- channel-skew (TCCS)	High-speed I/O block: The timing difference between the fastest and slowest output edges, including t_{CO} variation and clock skew. The clock is included in the TCCS measurement.									
	t _{cin}	Delay from the clock pad to the I/O input register.									
	t _{co}	Delay from the clock pad to the I/O output.									
	t _{cout}	Delay from the clock pad to the I/O output register.									
	t _{DUTY}	High-speed I/O block: Duty cycle on high-speed transmitter output clock.									
	t _{FALL}	Signal high-to-low transition time (80–20%).									
	t _H	Input register hold time.									
	Timing Unit Interval (TUI)	High-speed I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_C/w)$.									
	t _{INJITTER}	Period jitter on the PLL clock input.									
	t _{outjitter_dedclk}	Period jitter on the dedicated clock output driven by a PLL.									
	t _{OUTJITTER_IO} Period jitter on the general purpose I/O driven by a PLL.										
	t _{pllcin}	Delay from the PLL inclk pad to the I/O input register.									
т	t _{plicout}	Delay from the PLL inclk pad to the I/O output register.									
	Transmitter Output Waveform	Transmitter output waveforms for the LVDS, mini-LVDS, PPDS and RSDS Differential I/O Standards: Single-Ended Waveform V_{OD} $V_{$									
	t _{RISE}	Signal low-to-high transition time (20–80%).									
	t _{SU}	Input register setup time.									
U	— —	_									

Table 1–46. Glossary (Part 4 of 5)

Table 1–47. Document Revision History

Date	Version	Changes
February 2010	1.1	 Updated Table 1–3 through Table 1–44 to include information for Cyclone IV E devices and Cyclone IV GX devices for Quartus II software version 9.1 SP1 release. Minor text edits.
November 2009	1.0	Initial release.