

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	900
Number of Logic Elements/Cells	14400
Total RAM Bits	552960
Number of I/O	72
Number of Gates	-
Voltage - Supply	1.16V ~ 1.24V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	169-LBGA
Supplier Device Package	169-FBGA (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4cgx15bf14c7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for 65% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 65/10ths of a year.

Table 1–2. Maximum Allowed Overshoot During Transitions over a 10-Year Time Frame for Cyclone IV Devices

Symbol	Parameter	Condition (V)	Overshoot Duration as % of High Time	Unit
		V <sub>I</sub> = 4.20	100	%
		V <sub>I</sub> = 4.25	98	%
		V <sub>I</sub> = 4.30	65	%
	40 1	V <sub>I</sub> = 4.35	43	%
V <sub>i</sub>	AC Input Voltage	V <sub>I</sub> = 4.40	29	%
	l	V <sub>I</sub> = 4.45	20	%
		V <sub>I</sub> = 4.50	13	%
		V <sub>I</sub> = 4.55	9	%
		V <sub>I</sub> = 4.60	6	%

Figure 1–1 shows the methodology to determine the overshoot duration. The overshoot voltage is shown in red and is present on the input pin of the Cyclone IV device at over 4.3 V but below 4.4 V. From Table 1–2, for an overshoot of 4.3 V, the percentage of high time for the overshoot can be as high as 65% over a 10-year period. Percentage of high time is calculated as ([delta T]/T)  $\times$  100. This 10-year period assumes that the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal. For lower I/O toggle rates and situations in which the device is in an idle state, lifetimes are increased.

Figure 1-1. Cyclone IV Devices Overshoot Duration



## **Recommended Operating Conditions**

This section lists the functional operation limits for AC and DC parameters for Cyclone IV devices. Table 1–3 and Table 1–4 list the steady-state voltage and current values expected from Cyclone IV E and Cyclone IV GX devices. All supplies must be strictly monotonic without plateaus.

Table 1–3. Recommended Operating Conditions for Cyclone IV E Devices (1), (2) (Part 1 of 2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CCINT</sub> (3)	Supply voltage for internal logic, 1.2-V operation	_	1.15	1.2	1.25	V
VCCINT 19	Supply voltage for internal logic, 1.0-V operation	_	0.97	1.0	1.03	V
	Supply voltage for output buffers, 3.3-V operation	_	3.135	3.3	3.465	V
	Supply voltage for output buffers, 3.0-V operation	_	2.85	3	3.15	V
V <sub>CCIO</sub> (3), (4)	Supply voltage for output buffers, 2.5-V operation	_	2.375	2.5	2.625	V
VCCIO (57)	Supply voltage for output buffers, 1.8-V operation	_	1.71	1.8	1.89	V
	Supply voltage for output buffers, 1.5-V operation	_	1.425	1.5	1.575	V
	Supply voltage for output buffers, 1.2-V operation	_	1.14	1.2	1.26	V
V <sub>CCA</sub> (3)	Supply (analog) voltage for PLL regulator	_	2.375	2.5	2.625	V
V (3)	Supply (digital) voltage for PLL, 1.2-V operation	_	1.15	1.2	1.25	V
V <sub>CCD_PLL</sub> (3)	Supply (digital) voltage for PLL, 1.0-V operation	_	0.97	1.0	1.03	V
V <sub>I</sub>	Input voltage	_	-0.5	_	3.6	V
V <sub>0</sub>	Output voltage	_	0	_	V <sub>CCIO</sub>	V
		For commercial use	0	_	85	°C
т	Operating junction towns and the	For industrial use	-40	_	100	°C
$T_J$	Operating junction temperature	For extended temperature	-40	_	125	°C
		For automotive use	-40	_	125	°C
t <sub>RAMP</sub>	Power supply ramp time	Standard power-on reset (POR) (5)	50 μs	_	50 ms	_
		Fast POR (6)	50 μs	_	3 ms	_

Table 1-4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 2 of 2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CCA_GXB</sub>	Transceiver PMA and auxiliary power supply	_	2.375	2.5	2.625	V
V <sub>CCL_GXB</sub>	Transceiver PMA and auxiliary power supply	_	1.16	1.2	1.24	V
V <sub>I</sub>	DC input voltage	_	-0.5		3.6	V
V <sub>0</sub>	DC output voltage	_	0	_	V <sub>CCIO</sub>	V
Ŧ	Operating junction temperature	For commercial use	0	_	85	°C
$T_J$	Operating junction temperature	For industrial use	-40		100	°C
t <sub>RAMP</sub>	Power supply ramp time	Standard power-on reset (POR) (7)	50 μs	_	50 ms	_
		Fast POR (8)	50 μs	_	3 ms	_
I <sub>Diode</sub>	Magnitude of DC current across PCI-clamp diode when enabled	_	_	_	10	mA

#### Notes to Table 1-4:

- (1) All VCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.
- (2) You must connect V<sub>CCD PLL</sub> to V<sub>CCINT</sub> through a decoupling capacitor and ferrite bead.
- (3) Power supplies must rise monotonically.
- (4) V<sub>CCIO</sub> for all I/O banks must be powered up during device operation. Configurations pins are powered up by V<sub>CCIO</sub> of I/O Banks 3, 8, and 9 where I/O Banks 3 and 9 only support V<sub>CCIO</sub> of 1.5, 1.8, 2.5, 3.0, and 3.3 V. For fast passive parallel (FPP) configuration mode, the V<sub>CCIO</sub> level of I/O Bank 8 must be powered up to 1.5, 1.8, 2.5, 3.0, and 3.3 V.
- (5) You must set  $V_{\text{CC\_CLKIN}}$  to 2.5 V if you use CLKIN as a high-speed serial interface (HSSI) refclk or as a DIFFCLK input.
- (6) The CLKIN pins in I/O Banks 3B and 8B can support single-ended I/O standard when the pins are used to clock left PLLs in non-transceiver applications.
- (7) The POR time for Standard POR ranges between 50 and 200 ms. V<sub>CCINT</sub>, V<sub>CCA</sub>, and V<sub>CCIO</sub> of I/O Banks 3, 8, and 9 must reach the recommended operating range within 50 ms.
- (8) The POR time for Fast POR ranges between 3 and 9 ms. V<sub>CCINT</sub>, V<sub>CCA</sub>, and V<sub>CCIO</sub> of I/O Banks 3, 8, and 9 must reach the recommended operating range within 3 ms.

### **ESD Performance**

This section lists the electrostatic discharge (ESD) voltages using the human body model (HBM) and charged device model (CDM) for Cyclone IV devices general purpose I/Os (GPIOs) and high-speed serial interface (HSSI) I/Os. Table 1–5 lists the ESD for Cyclone IV devices GPIOs and HSSI I/Os.

Table 1-5. ESD for Cyclone IV Devices GPIOs and HSSI I/Os

Symbol	Parameter	Passing Voltage	Unit
V	ESD voltage using the HBM (GPIOs) <sup>(1)</sup>	± 2000	V
VESDHBM	ESD using the HBM (HSSI I/Os) (2)	± 1000	V
V	ESD using the CDM (GPIOs)	± 500	V
VESDCDM	ESD using the CDM (HSSI I/Os) (2)	± 250	V

#### Notes to Table 1-5:

- (1) The passing voltage for EP4CGX15 and EP4CGX30 row I/Os is ±1000V.
- (2) This value is applicable only to Cyclone IV GX devices.

**Operating Conditions** 

Example 1–1 shows how to calculate the change of 50- $\Omega$  I/O impedance from 25°C at 3.0 V to 85°C at 3.15 V.

## Example 1-1. Impedance Change

$$\Delta R_V = (3.15 - 3) \times 1000 \times -0.026 = -3.83$$

$$\Delta R_T = (85 - 25) \times 0.262 = 15.72$$

Because  $\Delta R_V$  is negative,

$$MF_V = 1 / (3.83/100 + 1) = 0.963$$

Because  $\Delta R_T$  is positive,

$$MF_T = 15.72/100 + 1 = 1.157$$

$$MF = 0.963 \times 1.157 = 1.114$$

$$R_{final} = 50 \times 1.114 = 55.71 \Omega$$

## **Pin Capacitance**

Table 1–11 lists the pin capacitance for Cyclone IV devices.

Table 1–11. Pin Capacitance for Cyclone IV Devices (1)

Symbol	Parameter	Typical – Quad Flat Pack (QFP)	Typical – Quad Flat No Leads (QFN)	Typical – Ball-Grid Array (BGA)	Unit
C <sub>IOTB</sub>	Input capacitance on top and bottom I/O pins	7	7	6	pF
C <sub>IOLR</sub>	Input capacitance on right I/O pins	7	7	5	pF
C <sub>LVDSLR</sub>	Input capacitance on right I/O pins with dedicated LVDS output	8	8	7	pF
C <sub>VREFLR</sub> (2)	Input capacitance on right dual-purpose $\ensuremath{\mathtt{VREF}}$ pin when used as $V_{REF}$ or user I/O pin	21	21	21	pF
C <sub>VREFTB</sub> (2)	Input capacitance on top and bottom dual-purpose ${\tt VREF}$ pin when used as $V_{{\tt REF}}$ or user I/O pin	23 (3)	23	23	pF
C <sub>CLKTB</sub>	Input capacitance on top and bottom dedicated clock input pins	7	7	6	pF
C <sub>CLKLR</sub>	Input capacitance on right dedicated clock input pins	6	6	5	pF

#### Notes to Table 1-11:

- (1) The pin capacitance applies to FBGA, UBGA, and MBGA packages.
- (2) When you use the VREF pin as a regular input or output, you can expect a reduced performance of toggle rate and  $t_{CO}$  because of higher pin capacitance.
- (3)  $C_{VREFTB}$  for the EP4CE22 device is 30 pF.

For more information about receiver input and transmitter output waveforms, and for other differential I/O standards, refer to the I/O Features in Cyclone IV Devices chapter.

Table 1–18. Differential SSTL I/O Standard Specifications for Cyclone IV Devices (1)

I/O Standard	rd V <sub>CC10</sub> (V) V <sub>Swing(DC)</sub> (V		<sub>J(DC)</sub> (V)	V <sub>x(i</sub>	V <sub>Swi</sub>	ng(AC) <b>/)</b>	V <sub>OX(AC)</sub> (V)						
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max	Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.36	V <sub>CCIO</sub>	V <sub>CCIO</sub> /2 - 0.2	_	V <sub>CCIO</sub> /2 + 0.2	0.7	V <sub>CCI</sub>	V <sub>CCIO</sub> /2 - 0.125	_	V <sub>CCIO</sub> /2 + 0.125
SSTL-18 Class I, II	1.7	1.8	1.90	0.25	V <sub>CCIO</sub>	V <sub>CCIO</sub> /2 - 0.175	_	V <sub>CCIO</sub> /2 + 0.175	0.5	V <sub>CCI</sub>	V <sub>CCIO</sub> /2 - 0.125	_	V <sub>CCIO</sub> /2 + 0.125

#### Note to Table 1-18:

Table 1–19. Differential HSTL I/O Standard Specifications for Cyclone IV Devices (1)

	V	<sub>CCIO</sub> (V	)	V <sub>DIF(DC)</sub> (V)		V <sub>X(AC)</sub> (V)			V	CM(DC)	V)	V <sub>DII</sub>	<sub>(AC)</sub> (V)
I/O Standard	Min	Тур	Max	Min	Мах	Min	Тур	Max	Min	Тур	Max	Mi n	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.85		0.95	0.85	_	0.95	0.4	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.71		0.79	0.71	_	0.79	0.4	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>CCIO</sub>	0.48 x V <sub>CCIO</sub>		0.52 x V <sub>CCIO</sub>	0.48 x V <sub>CCIO</sub>		0.52 x V <sub>CCIO</sub>	0.3	0.48 x V <sub>CCIO</sub>

#### Note to Table 1-19:

Table 1–20. Differential I/O Standard Specifications for Cyclone IV Devices (1) (Part 1 of 2)

I/O Standard		V <sub>CCIO</sub> (V)		V <sub>ID</sub>	(mV)		V <sub>ICM</sub> (V) <sup>(2)</sup>		Vo	<sub>D</sub> (mV)	(3)	V <sub>0S</sub> (V) <sup>(3)</sup>		
i/O Stanuaru	Min	Тур	Max	Min	Max	Min	Condition Ma		Min	Тур	Max	Min	Тур	Max
L) (DEOL						0.05	$D_{MAX} \leq 500 \; Mbps$	1.80						
LVPECL (Row I/Os)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \; \text{Mbps} \leq  D_{\text{MAX}} \\ \leq  700 \; \text{Mbps} \end{array}$	1.80	_	_		_	_	_
						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						
IV/DEOL						0.05	$D_{MAX} \leq 500 \text{ Mbps}$	1.80						
LVPECL (Column I/Os) (6)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \; \text{Mbps} \leq D_{\text{MAX}} \\ \leq 700 \; \text{Mbps} \end{array}$	1.80	_	_	_	_	_	_
1,00)						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						
						0.05	$D_{MAX} \leq 500 \; Mbps$	1.80						
LVDS (Row I/Os)	2.375	2.5	2.625	100	_	0.55	$\begin{array}{l} 500 \; \text{Mbps} \leq D_{\text{MAX}} \\ \leq \; 700 \; \text{Mbps} \end{array}$	1.80	247	_	600	1.125	1.25	1.375
						1.05	D <sub>MAX</sub> > 700 Mbps	1.55						

<sup>(1)</sup> Differential SSTL requires a  $V_{\text{REF}}$  input.

<sup>(1)</sup> Differential HSTL requires a  $V_{\text{REF}}$  input.

Figure 1–2 shows the lock time parameters in manual mode.

LTD = lock-to-data. LTR = lock-to-reference.

Figure 1–2. Lock Time Parameters for Manual Mode




Figure 1–3 shows the lock time parameters in automatic mode.

Figure 1-3. Lock Time Parameters for Automatic Mode




Figure 1–4 shows the differential receiver input waveform.

Figure 1-4. Receiver Input Waveform




Figure 1–5 shows the transmitter output waveform.

Figure 1-5. Transmitter Output Waveform




Table 1–22 lists the typical  $V_{\text{OD}}$  for Tx term that equals 100  $\Omega$ .

Table 1–22. Typical  $\text{V}_{\text{OD}}$  Setting, Tx Term = 100  $\Omega$ 

Cumbal	V <sub>OD</sub> Setting (mV)									
Symbol	1	2	3	<b>4</b> (1)	5	6				
V <sub>OD</sub> differential peak to peak typical (mV)	400	600	800	900	1000	1200				

#### Note to Table 1-22:

(1) This setting is required for compliance with the PCle protocol.

Table 1–23 lists the Cyclone IV GX transceiver block AC specifications.

Table 1–23. Transceiver Block AC Specification for Cyclone IV GX Devices (1), (2)

Symbol/	Conditions		C6			C7, I7	7		C8		Unit
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIIIL
PCIe Transmit Jitter Gene	ration <sup>(3)</sup>										
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern	_		0.25	_	_	0.25	_	_	0.25	UI
PCIe Receiver Jitter Toler	ance <sup>(3)</sup>										
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern		> 0.6	6		> 0.6			> 0.6	6	UI
GIGE Transmit Jitter Gene	ration <sup>(4)</sup>										
Deterministic jitter	Pattern = CRPAT		_	0.14		_	0.14			0.14	UI
(peak-to-peak)	Tattom = On 70			0.14			0.14			0.14	O1
Total jitter (peak-to-peak)	Pattern = CRPAT	_	_	0.279		_	0.279	_	_	0.279	UI
GIGE Receiver Jitter Toler	ance <sup>(4)</sup>										
Deterministic jitter tolerance (peak-to-peak)	Pattern = CJPAT		> 0.4			> 0.4	,		> 0.4	ļ	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Pattern = CJPAT		> 0.6	6	> 0.66			> 0.66			UI

#### Notes to Table 1-23:

- (1) Dedicated refclk pins were used to drive the input reference clocks.
- (2) The jitter numbers specified are valid for the stated conditions only.
- (3) The jitter numbers for PIPE are compliant to the PCle Base Specification 2.0.
- (4) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.

## **Core Performance Specifications**

The following sections describe the clock tree specifications, PLLs, embedded multiplier, memory block, and configuration specifications for Cyclone IV Devices.

## **Clock Tree Specifications**

Table 1–24 lists the clock tree specifications for Cyclone IV devices.

Table 1–24. Clock Tree Performance for Cyclone IV Devices (Part 1 of 2)

Davis		Performance											
Device	C6	<b>C</b> 7	C8	C8L (1) C9L (1)		17	I8L <sup>(1)</sup>	A7	Unit				
EP4CE6	500	437.5	402	362	265	437.5	362	402	MHz				
EP4CE10	500	437.5	402	362	265	437.5	362	402	MHz				
EP4CE15	500	437.5	402	362	265	437.5	362	402	MHz				
EP4CE22	500	437.5	402	362	265	437.5	362	402	MHz				
EP4CE30	500	437.5	402	362	265	437.5	362	402	MHz				
EP4CE40	500	437.5	402	362	265	437.5	362	402	MHz				

Davisa				Perfor	mance				11!4
Device	C6	C7	C8	C8L (1)	C9L (1)	17	I8L (1)	A7	Unit
EP4CE55	500	437.5	402	362	265	437.5	362	_	MHz
EP4CE75	500	437.5	402	362	265	437.5	362	_	MHz
EP4CE115	_	437.5	402	362	265	437.5	362	_	MHz
EP4CGX15	500	437.5	402	_	_	437.5	_	_	MHz
EP4CGX22	500	437.5	402	_	_	437.5	_	_	MHz
EP4CGX30	500	437.5	402	_	_	437.5	_	_	MHz
EP4CGX50	500	437.5	402	_	_	437.5	_	_	MHz
EP4CGX75	500	437.5	402	_	_	437.5	_	_	MHz
EP4CGX110	500	437.5	402	_	_	437.5	_	_	MHz
EP4CGX150	500	437.5	402	_	_	437.5	_		MHz

#### Note to Table 1-24:

## **PLL Specifications**

Table 1–25 lists the PLL specifications for Cyclone IV devices when operating in the commercial junction temperature range (0°C to 85°C), the industrial junction temperature range (-40°C to 100°C), the extended industrial junction temperature range (-40°C to 125°C), and the automotive junction temperature range (-40°C to 125°C). For more information about the PLL block, refer to "Glossary" on page 1–37.

Table 1–25. PLL Specifications for Cyclone IV Devices (1), (2) (Part 1 of 2)

Symbol	Parameter	Min	Тур	Max	Unit
	Input clock frequency (-6, -7, -8 speed grades)	5	_	472.5	MHz
f <sub>IN</sub> (3)	Input clock frequency (-8L speed grade)	5	_	362	MHz
	Input clock frequency (-9L speed grade)	5	_	265	MHz
f <sub>INPFD</sub>	PFD input frequency	5		325	MHz
f <sub>VCO</sub> (4)	PLL internal VCO operating range	600	_	1300	MHz
f <sub>INDUTY</sub>	Input clock duty cycle	40	_	60	%
t <sub>INJITTER_CCJ</sub> (5)	Input clock cycle-to-cycle jitter F <sub>REF</sub> ≥ 100 MHz	_	_	0.15	UI
	F <sub>REF</sub> < 100 MHz	_	_	±750	ps
f <sub>OUT_EXT</sub> (external clock output) (3)	PLL output frequency	_	_	472.5	MHz
	PLL output frequency (-6 speed grade)	_	_	472.5	MHz
	PLL output frequency (-7 speed grade)	_	_	450	MHz
f <sub>OUT</sub> (to global clock)	PLL output frequency (-8 speed grade)	_	_	402.5	MHz
	PLL output frequency (-8L speed grade)	_	_	362	MHz
	PLL output frequency (-9L speed grade)	_	_	265	MHz
toutduty	Duty cycle for external clock output (when set to 50%)	45	50	55	%
t <sub>LOCK</sub>	Time required to lock from end of device configuration			1	ms

<sup>(1)</sup> Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades.

Table 1–32. Emulated RSDS\_E\_1R Transmitter Timing Specifications for Cyclone IV Devices (1), (3) (Part 2 of 2)

	Symbol	Modes		C6			C7, 17	1		C8, A7	7	(	C8L, 18	L		C9L		Unit
	Symbol	Mones	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
$t_{LOO}$	CK <i>(2)</i>	_		_	1	_	_	1	_	_	1	_		1	_	_	1	ms

#### Notes to Table 1-32:

- (1) Emulated RSDS\_E\_1R transmitter is supported at the output pin of all I/O Banks of Cyclone IV E devices and I/O Banks 3, 4, 5, 6, 7, 8, and 9 of Cyclone IV GX devices.
- (2)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–33. Mini-LVDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4)

0			C6			C7, I	7		C8, A	7		C8L, I	8L		C9L		
Symbol	Modes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
	×10	5	_	200	5	_	155.5	5	_	155.5	5	_	155.5	5	_	132.5	MHz
	×8	5	_	200	5	_	155.5	5	_	155.5	5	_	155.5	5	_	132.5	MHz
f <sub>HSCLK</sub> (input clock	×7	5		200	5	_	155.5	5	_	155.5	5		155.5	5	_	132.5	MHz
frequency)	×4	5		200	5		155.5	5		155.5	5		155.5	5		132.5	MHz
1 37	×2	5		200	5	_	155.5	5	_	155.5	5		155.5	5	_	132.5	MHz
	×1	5		400	5		311	5		311	5		311	5		265	MHz
	×10	100		400	100	_	311	100	_	311	100		311	100	_	265	Mbps
	×8	80		400	80		311	80		311	80		311	80		265	Mbps
Device operation in	×7	70	_	400	70	_	311	70	_	311	70	_	311	70	_	265	Mbps
Mbps	×4	40		400	40	_	311	40	_	311	40		311	40	_	265	Mbps
•	×2	20		400	20	_	311	20	_	311	20		311	20		265	Mbps
	×1	10	_	400	10	_	311	10	_	311	10	_	311	10	_	265	Mbps
t <sub>DUTY</sub>	_	45		55	45	_	55	45		55	45		55	45	_	55	%
TCCS	_	_	_	200	_	_	200	_	_	200	_	_	200	_	_	200	ps
Output jitter (peak to peak)	_	_	_	500	_	_	500	_	_	550	_	_	600	_	_	700	ps
t <sub>RISE</sub>	20 – 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	_	500	_	ps
t <sub>FALL</sub>	20 – 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	_	500	_	_	500	_	ps
t <sub>LOCK</sub> (3)	_	_	_	1	_	_	1	_	_	1	_	_	1	_	_	1	ms

### Notes to Table 1-33:

- (1) Applicable for true and emulated mini-LVDS transmitter.
- (2) Cyclone IV E—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated mini-LVDS transmitter is supported at the output pin of all I/O banks.

  Cyclone IV GX—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the
  - Cyclone IV GX—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (3)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.
- (4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices (1), (3) (Part 2 of	Table 1-35.	<b>Emulated LVDS</b>	<b>Transmitter T</b>	Timing Specificat	tions for Cyclone I\	/ Devices (1), (3)	(Part 2 of 2)
--	-------------	----------------------	----------------------	-------------------	----------------------	--------------------	---------------

Symbol	Modes	C	6	C7,	, I7	C8,	A7	C8L,	I8L	C	9L	Unit
Syllibul	Mones	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	UIIIL
t <sub>DUTY</sub>	_	45	55	45	55	45	55	45	55	45	55	%
TCCS	_	_	200	_	200	_	200	_	200	_	200	ps
Output jitter (peak to peak)	_	_	500	_	500	_	550	_	600	_	700	ps
t <sub>LOCK</sub> (2)	_		1	_	1		1		1		1	ms

#### Notes to Table 1-35:

- (1) Cyclone IV E—emulated LVDS transmitter is supported at the output pin of all I/O Banks. Cyclone IV GX—emulated LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (2)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–36. LVDS Receiver Timing Specifications for Cyclone IV Devices (1), (3)

0		C	6	<b>C7</b>	, <b>17</b>	C8,	A7	C8L	, I8L	C	9L	
Symbol	Modes	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	×10	10	437.5	10	370	10	320	10	320	10	250	MHz
	×8	10	437.5	10	370	10	320	10	320	10	250	MHz
f <sub>HSCLK</sub> (input	×7	10	437.5	10	370	10	320	10	320	10	250	MHz
clock frequency)	×4	10	437.5	10	370	10	320	10	320	10	250	MHz
,	×2	10	437.5	10	370	10	320	10	320	10	250	MHz
	×1	10	437.5	10	402.5	10	402.5	10	362	10	265	MHz
	×10	100	875	100	740	100	640	100	640	100	500	Mbps
	×8	80	875	80	740	80	640	80	640	80	500	Mbps
HCIODD	×7	70	875	70	740	70	640	70	640	70	500	Mbps
HSIODR	×4	40	875	40	740	40	640	40	640	40	500	Mbps
	×2	20	875	20	740	20	640	20	640	20	500	Mbps
	×1	10	437.5	10	402.5	10	402.5	10	362	10	265	Mbps
SW	_	_	400	_	400	_	400		550	_	640	ps
Input jitter tolerance	_	_	500	_	500	_	550	_	600	_	700	ps
t <sub>LOCK</sub> (2)	_	_	1	_	1	_	1	_	1	_	1	ms

#### Notes to Table 1-36:

- Cyclone IV E—LVDS receiver is supported at all I/O Banks.
   Cyclone IV GX—LVDS receiver is supported at I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (2)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

## **External Memory Interface Specifications**

The external memory interfaces for Cyclone IV devices are auto-calibrating and easy to implement.

## **IOE Programmable Delay**

Table 1–40 and Table 1–41 list the IOE programmable delay for Cyclone IV E 1.0 V core voltage devices.

Table 1–40. IOE Programmable Delay on Column Pins for Cyclone IV E 1.0 V Core Voltage Devices (1), (2)

		Number			ı	Max Offse	t		
Parameter	Paths Affected	of	Min Offset	Fast (	Corner	S	low Corn	er	Unit
		Setting		C8L	I8L	C8L	C9L	I8L	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	2.054	1.924	3.387	4.017	3.411	ns
Input delay from pin to input register	Pad to I/O input register	8	0	2.010	1.875	3.341	4.252	3.367	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.641	0.631	1.111	1.377	1.124	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.971	0.931	1.684	2.298	1.684	ns

#### Notes to Table 1-40:

- (1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting 0 as available in the Quartus II software.

Table 1–41. IOE Programmable Delay on Row Pins for Cyclone IV E 1.0 V Core Voltage Devices (1), (2)

		Number			N	/lax Offse	t		
Parameter	Paths Affected	of	Min Offset	Fast (	Corner	S	low Corn	er	Unit
		Setting		C8L	I8L	C8L	C9L	I8L	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	2.057	1.921	3.389	4.146	3.412	ns
Input delay from pin to input register	Pad to I/O input register	8	0	2.059	1.919	3.420	4.374	3.441	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.670	0.623	1.160	1.420	1.168	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.960	0.919	1.656	2.258	1.656	ns

#### Notes to Table 1-41:

- (1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

Table 1–42 and Table 1–43 list the IOE programmable delay for Cyclone IV E 1.2 V core voltage devices.

Table 1–42. IOE Programmable Delay on Column Pins for Cyclone IV E 1.2 V Core Voltage Devices (1), (2)

		Number					Max (	Offset				
Parameter	Paths Affected	of	Min Offset	Fa	ast Corn	er		SI	ow Corn	er		Unit
		Setting		C6	17	A7	C6	<b>C</b> 7	C8	17	A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.211	1.211	2.177	2.340	2.433	2.388	2.508	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.307	1.203	1.203	2.19	2.387	2.540	2.430	2.545	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.437	0.402	0.402	0.747	0.820	0.880	0.834	0.873	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.693	0.665	0.665	1.200	1.379	1.532	1.393	1.441	ns

#### Notes to Table 1-42:

- (1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting 0 as available in the Quartus II software.

Table 1–43. IOE Programmable Delay on Row Pins for Cyclone IV E 1.2 V Core Voltage Devices (1), (2)

		Number					Max (	Offset				
Parameter	Paths Affected	of	Min Offset	Fa	ast Corn	er		SI	ow Corn	er		Unit
		Setting		C6	17	A7	C6	<b>C</b> 7	C8	17	A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.209	1.209	2.201	2.386	2.510	2.429	2.548	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.312	1.207	1.207	2.202	2.402	2.558	2.447	2.557	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.458	0.419	0.419	0.783	0.861	0.924	0.875	0.915	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.686	0.657	0.657	1.185	1.360	1.506	1.376	1.422	ns

### Notes to Table 1-43:

- (1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting 0 as available in the Quartus II software.

Table 1–44 and Table 1–45 list the IOE programmable delay for Cyclone IV GX devices.

Table 1-44. IOE Programmable Delay on Column Pins for Cyclone IV GX Devices (1), (2)

		Number				Max (	Offset				
Parameter	Paths Affected	of	Min Offset	Fast (	Corner	Slow Corner		Unit			
		Settings		C6	17	C6	C7	C8	17		
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.313	1.209	2.184	2.336	2.451	2.387	ns	
Input delay from pin to input register	Pad to I/O input register	8	0	1.312	1.208	2.200	2.399	2.554	2.446	ns	
Delay from output register to output pin	I/O output register to pad	2	0	0.438	0.404	0.751	0.825	0.886	0.839	ns	
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.713	0.682	1.228	1.41	1.566	1.424	ns	

### Notes to Table 1-44:

- (1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of the Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

Table 1-45. IOE Programmable Delay on Row Pins for Cyclone IV GX Devices (1), (2)

		Number				Max (	Offset				
Parameter	Paths Affected	of	Min Offset	Fast (	Corner	Slow Corner			Unit		
		Settings		C6	17	C6	<b>C</b> 7	C8	17		
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.210	2.209	2.398	2.526	2.443	ns	
Input delay from pin to input register	Pad to I/O input register	8	0	1.313	1.208	2.205	2.406	2.563	2.450	ns	
Delay from output register to output pin	I/O output register to pad	2	0	0.461	0.421	0.789	0.869	0.933	0.884	ns	
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.712	0.682	1.225	1.407	1.562	1.421	ns	

### Notes to Table 1-45:

- (1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting 0 as available in the Quartus II software

Table 1-46. Glossary (Part 2 of 5)




Table 1-46. Glossary (Part 3 of 5)

Letter	Term	Definitions								
	$R_L$	Receiver differential input discrete resistor (external to Cyclone IV devices).								
	Receiver Input Waveform	Receiver input waveform for LVDS and LVPECL differential standards:  Single-Ended Waveform								
R		Positive Channel (p) = V <sub>IH</sub>								
		Negative Channel (n) = V <sub>IL</sub>								
		Differential Waveform (Mathematical Function of Positive & Negative Channel)								
		V <sub>ID</sub> 0 V								
		V <sub>ID</sub> p-n								
	Receiver input skew margin (RSKM)	High-speed I/O block: The total margin left after accounting for the sampling window and TCCS. RSKM = (TUI – SW – TCCS) / 2.								
	Single-ended voltage- referenced I/O Standard	V <sub>CCIO</sub> V <sub>OH</sub> V <sub>IH(AC)</sub>								
		V <sub>IH(DC)</sub>								
S		VIL(AC)								
		$\overline{V_{ ext{OL}}}$								
		The JEDEC standard for SSTI and HSTL I/O standards defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input crosses the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform <i>ringing</i> .								
	SW (Sampling Window)	High-speed I/O block: The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window								

Table 1-46. Glossary (Part 4 of 5)

tter	Term Definitions								
	t <sub>C</sub>	High-speed receiver and transmitter input and output clock period.							
	Channel-to- channel-skew (TCCS)	High-speed I/O block: The timing difference between the fastest and slowest output edges, including $t_{\text{CO}}$ variation and clock skew. The clock is included in the TCCS measurement.							
	t <sub>cin</sub>	Delay from the clock pad to the I/O input register.							
	t <sub>CO</sub>	Delay from the clock pad to the I/O output.							
	t <sub>cout</sub>	Delay from the clock pad to the I/O output register.							
	t <sub>DUTY</sub>	High-speed I/O block: Duty cycle on high-speed transmitter output clock.							
	t <sub>FALL</sub>	Signal high-to-low transition time (80–20%).							
	t <sub>H</sub>	Input register hold time.							
	Timing Unit Interval (TUI)	High-speed I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = 1/(Receiver Input Clock Frequency Multiplication Factor) = t <sub>C</sub> /w).							
	t <sub>INJITTER</sub>	Period jitter on the PLL clock input.							
	t <sub>OUTJITTER_DEDCLK</sub>	Period jitter on the dedicated clock output driven by a PLL.							
	t <sub>OUTJITTER_IO</sub>	Period jitter on the general purpose I/O driven by a PLL.							
	t <sub>pllcin</sub>	Delay from the PLL inclk pad to the I/O input register.							
т	t <sub>pllcout</sub>	Delay from the PLL inclk pad to the I/O output register.							
	Transmitter Output Waveform	Transmitter output waveforms for the LVDS, mini-LVDS, PPDS and RSDS Differential I/O Standards:  Single-Ended Waveform  Positive Channel (p) = V <sub>OH</sub> Negative Channel (n) = V <sub>OL</sub> Ground  Differential Waveform (Mathematical Function of Positive & Negative Channel)							
	t <sub>RISE</sub>	Signal low-to-high transition time (20–80%).							
	t <sub>SU</sub>	Input register setup time.							
U	_								

# **Document Revision History**

Table 1–47 lists the revision history for this chapter.

Table 1–47. Document Revision History

Date	Version	Changes				
March 2016	2.0	Updated note (5) in Table 1–21 to remove support for the N148 package.				
October 2014	1.9	Updated maximum value for V <sub>CCD_PLL</sub> in Table 1–1.				
October 2014		Removed extended temperature note in Table 1–3.				
December 2013	1.8	Updated Table 1–21 by adding Note (15).				
May 2013	1.7	Updated Table 1–15 by adding Note (4).				
		■ Updated the maximum value for V <sub>I</sub> , V <sub>CCD_PLL</sub> , V <sub>CCIO</sub> , V <sub>CC_CLKIN</sub> , V <sub>CCH_GXB</sub> , and V <sub>CCA_GXB</sub> Table 1–1.				
		■ Updated Table 1–11 and Table 1–22.				
October 2012	1.6	■ Updated Table 1–21 to include peak-to-peak differential input voltage for the Cyclone IV GX transceiver input reference clock.				
		■ Updated Table 1–29 to include the typical DCLK value.				
		■ Updated the minimum f <sub>HSCLK</sub> value in Table 1–31, Table 1–32, Table 1–33, Table 1–34, and Table 1–35.				
	1.5	<ul> <li>Updated "Maximum Allowed Overshoot or Undershoot Voltage", "Operating Conditions", and "PLL Specifications" sections.</li> </ul>				
November 2011		■ Updated Table 1–2, Table 1–3, Table 1–4, Table 1–5, Table 1–8, Table 1–9, Table 1–15, Table 1–18, Table 1–19, and Table 1–21.				
		■ Updated Figure 1–1.				
	0 1.4	■ Updated for the Quartus II software version 10.1 release.				
December 2010		■ Updated Table 1–21 and Table 1–25.				
		■ Minor text edits.				
		Updated for the Quartus II software version 10.0 release:				
	1.3	■ Updated Table 1–3, Table 1–4, Table 1–21, Table 1–25, Table 1–28, Table 1–30, Table 1–40, Table 1–41, Table 1–42, Table 1–43, Table 1–44, and Table 1–45.				
July 2010		■ Updated Figure 1–2 and Figure 1–3.				
		<ul> <li>Removed SW Requirement and TCCS for Cyclone IV Devices tables.</li> </ul>				
		■ Minor text edits.				
	1.2	Updated to include automotive devices:				
		<ul><li>Updated the "Operating Conditions" and "PLL Specifications" sections.</li></ul>				
March 2010		■ Updated Table 1–1, Table 1–8, Table 1–9, Table 1–21, Table 1–26, Table 1–27, Table 1–31, Table 1–32, Table 1–33, Table 1–35, Table 1–36, Table 1–37, Table 1–38, Table 1–40, Table 1–42, and Table 1–43.				
		■ Added Table 1–5 to include ESD for Cyclone IV devices GPIOs and HSSI I/Os.				
		■ Added Table 1–44 and Table 1–45 to include IOE programmable delay for Cyclone IV E 1.2 V core voltage devices.				
		Minor text edits.				

## Table 1-47. Document Revision History

Date	Version	Changes
February 2010	1.1	<ul> <li>Updated Table 1–3 through Table 1–44 to include information for Cyclone IV E devices and Cyclone IV GX devices for Quartus II software version 9.1 SP1 release.</li> <li>Minor text edits.</li> </ul>
November 2009	1.0	Initial release.