

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	900
Number of Logic Elements/Cells	14400
Total RAM Bits	552960
Number of I/O	72
Number of Gates	-
Voltage - Supply	1.16V ~ 1.24V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	169-LBGA
Supplier Device Package	169-FBGA (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4cgx15bf14c8n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Recommended Operating Conditions

This section lists the functional operation limits for AC and DC parameters for Cyclone IV devices. Table 1–3 and Table 1–4 list the steady-state voltage and current values expected from Cyclone IV E and Cyclone IV GX devices. All supplies must be strictly monotonic without plateaus.

Table 1–3. Recommended Operating Conditions for Cyclone IV E Devices (1), (2) (Part 1 of 2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CCINT} (3)	Supply voltage for internal logic, 1.2-V operation	_	1.15	1.2	1.25	V
VCCINT 19	Supply voltage for internal logic, 1.0-V operation	_	0.97	1.0	1.03	V
	Supply voltage for output buffers, 3.3-V operation	_	3.135	3.3	3.465	V
	Supply voltage for output buffers, 3.0-V operation	_	2.85	3	3.15	V
V _{CCIO} (3), (4)	Supply voltage for output buffers, 2.5-V operation	_	2.375	2.5	2.625	V
VCCIO (5% (5)	Supply voltage for output buffers, 1.8-V operation	_	1.71	1.8	1.89	V
	Supply voltage for output buffers, 1.5-V operation	_	1.425	1.5	1.575	V
	Supply voltage for output buffers, 1.2-V operation	_	1.14	1.2	1.26	V
V _{CCA} (3)	Supply (analog) voltage for PLL regulator	_	2.375	2.5	2.625	V
V (3)	Supply (digital) voltage for PLL, 1.2-V operation	_	1.15	1.2	1.25	V
V _{CCD_PLL} (3)	Supply (digital) voltage for PLL, 1.0-V operation	_	0.97	1.0	1.03	V
V _I	Input voltage	_	-0.5	_	3.6	V
V_0	Output voltage	_	0	_	V _{CCIO}	V
		For commercial use	0	_	85	°C
т	Operating junction temperature	For industrial use	-40	_	100	°C
T_J	Operating junction temperature	For extended temperature	-40	_	125	°C
		For automotive use	-40	_	125	°C
t _{RAMP}	Power supply ramp time	Standard power-on reset (POR) (5)	50 μs	_	50 ms	_
		Fast POR (6)	50 μs	_	3 ms	_

Table 1–3. Recommended Operating Conditions for Cyclone IV E Devices (1), (2) (Part 2 of 2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{Diode}	Magnitude of DC current across PCI-clamp diode when enable	_	_	_	10	mA

Notes to Table 1-3:

- (1) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades.
- (2) V_{CCIO} for all I/O banks must be powered up during device operation. All VCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.
- (3) V_{CC} must rise monotonically.
- (4) V_{CCIO} powers all input buffers.
- (5) The POR time for Standard POR ranges between 50 and 200 ms. Each individual power supply must reach the recommended operating range within 50 ms.
- (6) The POR time for Fast POR ranges between 3 and 9 ms. Each individual power supply must reach the recommended operating range within 3 ms.

Table 1-4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 1 of 2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CCINT} (3)	Core voltage, PCIe hard IP block, and transceiver PCS power supply	_	1.16	1.2	1.24	V
V _{CCA} (1), (3)	PLL analog power supply	_	2.375	2.5	2.625	V
V _{CCD_PLL} (2)	PLL digital power supply	_	1.16	1.2	1.24	V
	I/O banks power supply for 3.3-V operation	_	3.135	3.3	3.465	V
	I/O banks power supply for 3.0-V operation	_	2.85	3	3.15	V
V _{CCIO} (3), (4)	I/O banks power supply for 2.5-V operation	_	2.375	2.5	2.625	V
vccio (2)	I/O banks power supply for 1.8-V operation	_	1.71	1.8	1.89	V
	I/O banks power supply for 1.5-V operation	_	1.425	1.5	1.575	V
	I/O banks power supply for 1.2-V operation	_	1.14	1.2	1.26	V
	Differential clock input pins power supply for 3.3-V operation	_	3.135	3.3	3.465	V
	Differential clock input pins power supply for 3.0-V operation	_	2.85	3	3.15	V
V _{CC_CLKIN}	Differential clock input pins power supply for 2.5-V operation	_	2.375	2.5	2.625	V
(3), (5), (6)	Differential clock input pins power supply for 1.8-V operation	_	1.71	1.8	1.89	V
	Differential clock input pins power supply for 1.5-V operation	_	1.425	1.5	1.575	V
	Differential clock input pins power supply for 1.2-V operation	_	1.14	1.2	1.26	V
$V_{\text{CCH_GXB}}$	Transceiver output buffer power supply	_	2.375	2.5	2.625	V

DC Characteristics

This section lists the I/O leakage current, pin capacitance, on-chip termination (OCT) tolerance, and bus hold specifications for Cyclone IV devices.

Supply Current

The device supply current requirement is the minimum current drawn from the power supply pins that can be used as a reference for power size planning. Use the Excel-based early power estimator (EPE) to get the supply current estimates for your design because these currents vary greatly with the resources used. Table 1–6 lists the I/O pin leakage current for Cyclone IV devices.

Table 1-6. I/O Pin Leakage Current for Cyclone IV Devices (1), (2)

Symbol	Parameter	Conditions	Device	Min	Тур	Max	Unit
I _I	Input pin leakage current	$V_I = 0 V \text{ to } V_{CCIOMAX}$		-10	_	10	μΑ
I _{OZ}	Tristated I/O pin leakage current	$V_0 = 0 \text{ V to } V_{\text{CCIOMAX}}$		-10	_	10	μΑ

Notes to Table 1-6:

- This value is specified for normal device operation. The value varies during device power-up. This applies for all V_{CCIO} settings (3.3, 3.0, 2.5, 1.8, 1.5, and 1.2 V).
- (2) The 10 μ A I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be observed when the diode is on.

Bus Hold

The bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 1–7 lists bus hold specifications for Cyclone IV devices.

Table 1–7. Bus Hold Parameter for Cyclone IV Devices (Part 1 of 2) (1)

							V _{CCIO}	(V)						
Parameter	Condition	1.2		1.5		1.8		2.5		3.0		3.3		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus hold low, sustaining current	V _{IN} > V _{IL} (maximum)	8	_	12	_	30	_	50	_	70	_	70	_	μА
Bus hold high, sustaining current	V _{IN} < V _{IL} (minimum)	-8	_	-12	_	-30	_	-50	_	-70	_	-70	_	μА
Bus hold low, overdrive current	0 V < V _{IN} < V _{CCIO}	_	125	_	175	_	200	_	300	_	500	_	500	μА
Bus hold high, overdrive current	0 V < V _{IN} < V _{CCIO}	_	-125	_	-175	_	-200	_	-300	_	-500	_	-500	μА

Table 1–7. Bus Hold Parameter for Cyclone IV Devices (Part 2 of 2) (1)

Parameter	Condition		V _{CCIO} (V)											
		1.2		1.5		1.8		2.5		3.0		3.3		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus hold trip point	_	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

Note to Table 1-7:

(1) Bus hold trip points are based on the calculated input voltages from the JEDEC standard.

OCT Specifications

Table 1–8 lists the variation of OCT without calibration across process, temperature, and voltage (PVT).

Table 1-8. Series OCT Without Calibration Specifications for Cyclone IV Devices

		Resistance	Resistance Tolerance					
Description	V _{CCIO} (V)	Commercial Maximum	Industrial, Extended industrial, and Automotive Maximum	Unit				
	3.0	±30	±40	%				
0 · 00 T ···	2.5	±30	±40	%				
Series OCT without calibration	1.8	±40	±50	%				
oundration	1.5	±50	±50	%				
	1.2	±50	±50	%				

OCT calibration is automatically performed at device power-up for OCT-enabled I/Os.

Table 1–9 lists the OCT calibration accuracy at device power-up.

Table 1–9. Series OCT with Calibration at Device Power-Up Specifications for Cyclone IV Devices

		Calibration	n Accuracy	
Description	V _{CCIO} (V) Commercial Maxim		Industrial, Extended industrial, and Automotive Maximum	Unit
	3.0	±10	±10	%
Series OCT with	2.5	±10	±10	%
calibration at device	1.8	±10	±10	%
power-up	1.5	±10	±10	%
	1.2	±10	±10	%

Internal Weak Pull-Up and Weak Pull-Down Resistor

Table 1-12 lists the weak pull-up and pull-down resistor values for Cyclone IV devices.

Table 1–12. Internal Weak Pull-Up and Weak Pull-Down Resistor Values for Cyclone IV Devices (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		$V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (2), (3)	7	25	41	kΩ
	Value of the I/O pin pull-up resistor	$V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (2), (3)	7	28	47	kΩ
D	before and during configuration, as	$V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (2), (3)	8	35	61	kΩ
R_ _{PU}	well as user mode if you enable the	$V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (2), (3)	10	57	108	kΩ
	programmable pull-up resistor option	$V_{CCIO} = 1.5 \text{ V} \pm 5\%$ (2), (3)	13	82	163	kΩ
		$V_{CCIO} = 1.2 \text{ V} \pm 5\%$ (2), (3)	19	143	351	kΩ
		$V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (4)	6	19	30	kΩ
	Value of the 1/O air well decreased as	$V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (4)	6	22	36	kΩ
R_PD	Value of the I/O pin pull-down resistor before and during configuration	$V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (4)	6	25	43	kΩ
	bototo and daring configuration	$V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (4)	7	35	71	kΩ
		$V_{CCIO} = 1.5 \text{ V} \pm 5\%$ (4)	8	50	112	kΩ

Notes to Table 1-12:

- (1) All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK.
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO}.
- (3) $R_{PU} = (V_{CC10} V_1)/I_{R_PU}$ Minimum condition: $-40^{\circ}C$; $V_{CC10} = V_{CC} + 5\%$, $V_1 = V_{CC} + 5\% 50$ mV; Typical condition: $25^{\circ}C$; $V_{CC10} = V_{CC}$, $V_1 = 0$ V; $V_2 = 0$ V; $V_3 = 0$ V; $V_4 = 0$ V and $V_5 = 0$ V and $V_6 = 0$ V and $V_7 = 0$ V and $V_8 = 0$ V and $V_$

Maximum condition: 100°C ; $V_{\text{CCIO}} = V_{\text{CC}} - 5\%$, $V_{\text{I}} = 0$ V; in which V_{I} refers to the input voltage at the I/O pin.

(4) $R_{PD} = V_I/I_{RPD}$

Minimum condition: -40°C; $V_{CCIO} = V_{CC} + 5\%$, $V_I = 50$ mV;

Typical condition: 25°C; $V_{CCIO} = V_{CC}$, $V_1 = V_{CC} - 5\%$; Maximum condition: 100°C; $V_{CCIO} = V_{CC} - 5\%$, $V_1 = V_{CC} - 5\%$; in which V_1 refers to the input voltage at the I/O pin.

Hot-Socketing

Table 1–13 lists the hot-socketing specifications for Cyclone IV devices.

Table 1–13. Hot-Socketing Specifications for Cyclone IV Devices

Symbol	Parameter	Maximum
I _{IOPIN(DC)}	DC current per I/O pin	300 μΑ
I _{IOPIN(AC)}	AC current per I/O pin	8 mA (1)
I _{XCVRTX(DC)}	DC current per transceiver TX pin	100 mA
I _{XCVRRX(DC)}	DC current per transceiver RX pin	50 mA

Note to Table 1-13:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|IIOPIN| = C \frac{dv}{dt}$, in which C is the I/O pin capacitance and dv/dt is the slew rate.




Table 1–16. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Cyclone IV Devices (1)

1/0	V _{CCIO} (V)				V _{TT} (V) ⁽²⁾				
Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	1.19	1.25	1.31	V _{REF} – 0.04	V_{REF}	V _{REF} + 0.04
SSTL-18 Class I, II	1.7	1.8	1.9	0.833	0.9	0.969	V _{REF} – 0.04	V _{REF}	V _{REF} + 0.04
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	0.85	0.9	0.95
HSTL-15 Class I, II	1.425	1.5	1.575	0.71	0.75	0.79	0.71	0.75	0.79
HSTL-12 Class I, II	1.14	1.2	1.26	0.48 x V _{CCIO} (3) 0.47 x V _{CCIO} (4)	0.5 x V _{CCIO} (3) 0.5 x V _{CCIO} (4)	0.52 x V _{CCIO} (3) 0.53 x V _{CCIO} (4)	_	0.5 x V _{CCIO}	_

Notes to Table 1-16:

- (1) For an explanation of terms used in Table 1–16, refer to "Glossary" on page 1–37.
- (2) V_{TT} of the transmitting device must track V_{REF} of the receiving device.
- (3) Value shown refers to DC input reference voltage, $V_{REF(DC)}$.
- (4) Value shown refers to AC input reference voltage, $V_{REF(AC)}$.

Table 1-17. Single-Ended SSTL and HSTL I/O Standards Signal Specifications for Cyclone IV Devices

I/O	V _{IL(}	_{DC)} (V)	VIH	_{I(DC)} (V)	V _{IL(}	_(AC) (V)	V _{IH}	(AC) (V)	V _{OL} (V)	V _{OH} (V)	I _{OL}	I _{OH}
Standard	Min	Max	Min	Max	Min	Max	Min	Max	Max	Min	(mĀ)	(mÄ)
SSTL-2 Class I	_	V _{REF} – 0.18	V _{REF} + 0.18	_	_	V _{REF} – 0.35	V _{REF} + 0.35	_	V _{ττ} – 0.57	V _{TT} + 0.57	8.1	-8.1
SSTL-2 Class II	_	V _{REF} – 0.18	V _{REF} + 0.18	_		V _{REF} – 0.35	V _{REF} + 0.35	_	V _{TT} – 0.76	V _{TT} + 0.76	16.4	-16.4
SSTL-18 Class I		V _{REF} – 0.125	V _{REF} + 0.125	_		V _{REF} – 0.25	V _{REF} + 0.25	_	V _{TT} – 0.475	V _{TT} + 0.475	6.7	-6.7
SSTL-18 Class II	_	V _{REF} – 0.125	V _{REF} + 0.125	_		V _{REF} – 0.25	V _{REF} + 0.25	_	0.28	V _{CCIO} - 0.28	13.4	-13.4
HSTL-18 Class I	_	V _{REF} – 0.1	V _{REF} + 0.1	_		V _{REF} – 0.2	V _{REF} + 0.2	_	0.4	V _{CCIO} - 0.4	8	-8
HSTL-18 Class II	_	V _{REF} – 0.1	V _{REF} + 0.1	_		V _{REF} – 0.2	V _{REF} + 0.2	_	0.4	V _{CCIO} - 0.4	16	-16
HSTL-15 Class I	_	V _{REF} – 0.1	V _{REF} + 0.1	_	_	V _{REF} – 0.2	V _{REF} + 0.2	_	0.4	V _{CCIO} - 0.4	8	-8
HSTL-15 Class II	_	V _{REF} – 0.1	V _{REF} + 0.1	_	_	V _{REF} – 0.2	V _{REF} + 0.2	_	0.4	V _{CCIO} - 0.4	16	-16
HSTL-12 Class I	-0.15	V _{REF} – 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	-0.24	V _{REF} – 0.15	V _{REF} + 0.15	V _{CCIO} + 0.24	0.25 × V _{CCIO}	0.75 × V _{CCIO}	8	-8
HSTL-12 Class II	-0.15	V _{REF} – 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	-0.24	V _{REF} – 0.15	V _{REF} + 0.15	V _{CCIO} + 0.24	0.25 × V _{CCIO}	0.75 × V _{CCIO}	14	-14

Power Consumption

Use the following methods to estimate power for a design:

- the Excel-based EPE
- the Quartus® II PowerPlay power analyzer feature

The interactive Excel-based EPE is used prior to designing the device to get a magnitude estimate of the device power. The Quartus II PowerPlay power analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay power analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, combined with detailed circuit models, can yield very accurate power estimates.

For more information about power estimation tools, refer to the *Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

Switching Characteristics

This section provides performance characteristics of Cyclone IV core and periphery blocks for commercial grade devices.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The upper-right hand corner of these tables show the designation as "Preliminary".
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

Transceiver Performance Specifications

Table 1–21 lists the Cyclone IV GX transceiver specifications.

Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 1 of 4)

Symbol/	Oouditions.		C6			C7, I7			C8		Unit
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Reference Clock											
Supported I/O Standards		1.2 V F	PCML, 1.5	V PCML, 3.	3 V PCN	1L, Differe	ntial LVPE	CL, LVD	S, HCSL		
Input frequency from REFCLK input pins	_	50	_	156.25	50	_	156.25	50	_	156.25	MHz
Spread-spectrum modulating clock frequency	Physical interface for PCI Express (PIPE) mode	30	_	33	30	_	33	30	_	33	kHz
Spread-spectrum downspread	PIPE mode	_	0 to -0.5%	_	_	0 to -0.5%	_	_	0 to -0.5%	_	_
Peak-to-peak differential input voltage	_	0.1	_	1.6	0.1	_	1.6	0.1	_	1.6	V
V _{ICM} (AC coupled)	_	1100 ± 5%			1100 ± 5%				%	mV	
V _{ICM} (DC coupled)	HCSL I/O standard for PCIe reference clock	250	_	550	250	_	550	250	_	550	mV
Transmitter REFCLK Phase Noise (1)	Frequency offset	_	_	-123	_	_	-123	_	_	-123	dBc/Hz
Transmitter REFCLK Total Jitter (1)	= 1 MHz – 8 MHZ	_	_	42.3	_	_	42.3	_	_	42.3	ps
R _{ref}	_	_	2000 ± 1%	_	_	2000 ± 1%	_	_	2000 ± 1%	_	Ω
Transceiver Clock											
cal_blk_clk clock frequency	_	10	_	125	10	_	125	10	_	125	MHz
fixedclk clock frequency	PCIe Receiver Detect	_	125	_	_	125	_	_	125	_	MHz
reconfig_clk clock frequency	Dynamic reconfiguration clock frequency	2.5/ 37.5 <i>(2)</i>	_	50	2.5/ 37.5 (2)	_	50	2.5/ 37.5 (2)	_	50	MHz
Delta time between reconfig_clk	_	_	_	2	_	_	2	_	_	2	ms
Transceiver block minimum power-down pulse width	_	_	1	_	_	1	_	_	1	_	μs

Figure 1–2 shows the lock time parameters in manual mode.

LTD = lock-to-data. LTR = lock-to-reference.

Figure 1–2. Lock Time Parameters for Manual Mode




Figure 1–3 shows the lock time parameters in automatic mode.

Figure 1-3. Lock Time Parameters for Automatic Mode




Figure 1–4 shows the differential receiver input waveform.

Figure 1-4. Receiver Input Waveform




Figure 1–5 shows the transmitter output waveform.

Figure 1-5. Transmitter Output Waveform




Table 1–22 lists the typical V_{OD} for Tx term that equals 100 Ω .

Table 1–22. Typical V_{OD} Setting, Tx Term = 100 Ω

Symbol	V _{OD} Setting (mV)									
	1	2	3	4 (1)	5	6				
V _{OD} differential peak to peak typical (mV)	400	600	800	900	1000	1200				

Note to Table 1-22:

(1) This setting is required for compliance with the PCle protocol.

Davis	Performance												
Device	C6	C 7	C8	C8L (1)	C9L (1)	17	I8L (1)	A7	Unit				
EP4CE55	500	437.5	402	362	265	437.5	362	_	MHz				
EP4CE75	500	437.5	402	362	265	437.5	362	_	MHz				
EP4CE115	_	437.5	402	362	265	437.5	362	_	MHz				
EP4CGX15	500	437.5	402	_	_	437.5	_	_	MHz				
EP4CGX22	500	437.5	402	_	_	437.5	_	_	MHz				
EP4CGX30	500	437.5	402	_	_	437.5	_	_	MHz				
EP4CGX50	500	437.5	402	_	_	437.5	_	_	MHz				
EP4CGX75	500	437.5	402	_	_	437.5	_	_	MHz				
EP4CGX110	500	437.5	402	_	_	437.5	_	_	MHz				
EP4CGX150	500	437.5	402	_	_	437.5	_	_	MHz				

Note to Table 1-24:

PLL Specifications

Table 1–25 lists the PLL specifications for Cyclone IV devices when operating in the commercial junction temperature range (0°C to 85°C), the industrial junction temperature range (-40°C to 100°C), the extended industrial junction temperature range (-40°C to 125°C), and the automotive junction temperature range (-40°C to 125°C). For more information about the PLL block, refer to "Glossary" on page 1–37.

Table 1–25. PLL Specifications for Cyclone IV Devices (1), (2) (Part 1 of 2)

Symbol	Parameter	Min	Тур	Max	Unit
	Input clock frequency (-6, -7, -8 speed grades)	5	_	472.5	MHz
f _{IN} (3)	Input clock frequency (-8L speed grade)	5	_	362	MHz
	Input clock frequency (-9L speed grade)	5	_	265	MHz
f _{INPFD}	PFD input frequency	5	_	325	MHz
f _{VCO} (4)	PLL internal VCO operating range	600	_	1300	MHz
f _{INDUTY}	Input clock duty cycle	40	_	60	%
t _{INJITTER_CCJ} (5)	Input clock cycle-to-cycle jitter F _{REF} ≥ 100 MHz	_	_	0.15	UI
	F _{REF} < 100 MHz	_	_	±750	ps
f _{OUT_EXT} (external clock output) (3)	PLL output frequency	_	_	472.5	MHz
	PLL output frequency (-6 speed grade)	_	_	472.5	MHz
	PLL output frequency (-7 speed grade)	_	_	450	MHz
f _{OUT} (to global clock)	PLL output frequency (-8 speed grade)	_	_	402.5	MHz
	PLL output frequency (-8L speed grade)	_	_	362	MHz
	PLL output frequency (-9L speed grade)	_	_	265	MHz
toutduty	Duty cycle for external clock output (when set to 50%)	45	50	55	%
t _{LOCK}	Time required to lock from end of device configuration	_	_	1	ms

⁽¹⁾ Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades.

Table 1–25. PLL Specifications for Cyclone IV Devices (1), (2) (Part 2 of 2)

Symbol	Parameter	Min	Тур	Max	Unit
t _{DLOCK}	Time required to lock dynamically (after switchover, reconfiguring any non-post-scale counters/delays or areset is deasserted)	_	_	1	ms
toutjitter_period_dedclk (6)	Dedicated clock output period jitter $F_{OUT} \ge 100 \text{ MHz}$	_	_	300	ps
	F _{OUT} < 100 MHz	_	_	30	mUI
toutjitter_ccj_dedclk (6)	Dedicated clock output cycle-to-cycle jitter $F_{OUT} \ge 100 \text{ MHz}$	_	_	300	ps
	F _{OUT} < 100 MHz	_	_	30	mUI
toutjitter_period_io (6)	Regular I/O period jitter $F_{OUT} \ge 100 \text{ MHz}$	_	_	650	ps
	F _{OUT} < 100 MHz	_	_	75	mUI
toutjitter_ccj_io <i>(6)</i>	Regular I/O cycle-to-cycle jitter F _{OUT} ≥ 100 MHz	_	_	650	ps
	F _{OUT} < 100 MHz	_	_	75	mUI
t _{PLL_PSERR}	Accuracy of PLL phase shift	_	_	±50	ps
t _{ARESET}	Minimum pulse width on areset signal.	10	_	_	ns
t _{CONFIGPLL}	Time required to reconfigure scan chains for PLLs	_	3.5 (7)		SCANCLK cycles
f _{SCANCLK}	scanclk frequency	_	_	100	MHz
t _{CASC_OUTJITTER_PERIOD_DEDCLK}	Period jitter for dedicated clock output in cascaded PLLs ($F_{OUT} \ge 100 \text{ MHz}$)	_	_	425	ps
(8), (9)	Period jitter for dedicated clock output in cascaded PLLs (F _{OUT} < 100 MHz)	_	_	42.5	mUI

Notes to Table 1-25:

- (1) This table is applicable for general purpose PLLs and multipurpose PLLs.
- (2) You must connect $V_{CCD\ PLL}$ to V_{CCINT} through the decoupling capacitor and ferrite bead.
- (3) This parameter is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (4) The V_{CO} frequency reported by the Quartus II software in the PLL Summary section of the compilation report takes into consideration the V_{CO} post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f_{VCO} specification.
- (5) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less than 200 ps.
- (6) Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL when an input jitter of 30 ps is applied.
- (7) With 100-MHz scanclk frequency.
- $(8) \quad \text{The cascaded PLLs specification is applicable only with the following conditions:} \\$
 - Upstream PLL—0.59 MHz \leq Upstream PLL bandwidth < 1 MHz
 - Downstream PLL—Downstream PLL bandwidth > 2 MHz
- (9) PLL cascading is not supported for transceiver applications.

Table 1–29 lists the active configuration mode specifications for Cyclone IV devices.

Table 1–29. Active Configuration Mode Specifications for Cyclone IV Devices

Programming Mode	DCLK Range	Typical DCLK	Unit
Active Parallel (AP) (1)	20 to 40	33	MHz
Active Serial (AS)	20 to 40	33	MHz

Note to Table 1-29:

(1) AP configuration mode is only supported for Cyclone IV E devices.

Table 1–30 lists the JTAG timing parameters and values for Cyclone IV devices.

Table 1–30. JTAG Timing Parameters for Cyclone IV Devices (1)

Symbol	Parameter	Min	Max	Unit
t _{JCP}	TCK clock period	40	_	ns
t _{JCH}	TCK clock high time	19	_	ns
t _{JCL}	TCK clock low time	19	_	ns
t _{JPSU_TDI}	JTAG port setup time for TDI	1	_	ns
t _{JPSU_TMS}	JTAG port setup time for TMS	3	_	ns
t_{JPH}	JTAG port hold time	10	_	ns
t _{JPCO}	JTAG port clock to output (2), (3)	_	15	ns
t _{JPZX}	JTAG port high impedance to valid output (2), (3)	_	15	ns
t _{JPXZ}	JTAG port valid output to high impedance (2), (3)	_	15	ns
t _{JSSU}	Capture register setup time	5	_	ns
t _{JSH}	Capture register hold time	10	_	ns
t _{JSCO}	Update register clock to output	_	25	ns
t _{JSZX}	Update register high impedance to valid output	_	25	ns
t _{JSXZ}	Update register valid output to high impedance		25	ns

Notes to Table 1-30:

- (1) For more information about JTAG waveforms, refer to "JTAG Waveform" in "Glossary" on page 1-37.
- (2) The specification is shown for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the output time specification is 16 ns.
- (3) For EP4CGX22, EP4CGX30 (F324 and smaller package), EP4CGX110, and EP4CGX150 devices, the output time specification for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins is 16 ns. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the output time specification is 18 ns.

Periphery Performance

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the high-speed I/O interface, external memory interface, and the PCI/PCI-X bus interface. I/Os using the SSTL-18 Class I termination standard can achieve up to the stated DDR2 SDRAM interfacing speeds. I/Os using general-purpose I/O standards such as 3.3-, 3.0-, 2.5-, 1.8-, or 1.5-LVTTL/LVCMOS are capable of a typical 200 MHz interfacing frequency with a 10 pF load.

For more information about the supported maximum clock rate, device and pin planning, IP implementation, and device termination, refer to Section III: System Performance Specifications of the External Memory Interfaces Handbook.



Actual achievable frequency depends on design- and system-specific factors. Perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specifications

Table 1–31 through Table 1–36 list the high-speed I/O timing for Cyclone IV devices. For definitions of high-speed timing specifications, refer to "Glossary" on page 1–37.

Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4) (Part 1 of 2)

			C6			C7, I	7		C8, A	7		C8L, I	BL	C9L			
Symbol	Modes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
	×10	5	_	180	5	_	155.5	5	_	155.5	5		155.5	5	_	132.5	MHz
	×8	5		180	5		155.5	5	_	155.5	5		155.5	5	_	132.5	MHz
f _{HSCLK} (input clock	×7	5		180	5	_	155.5	5	_	155.5	5		155.5	5	_	132.5	MHz
frequency)	×4	5	_	180	5	_	155.5	5	_	155.5	5	_	155.5	5	_	132.5	MHz
1 37	×2	5	_	180	5		155.5	5	_	155.5	5		155.5	5	_	132.5	MHz
	×1	5		360	5	_	311	5	_	311	5		311	5	_	265	MHz
	×10	100	_	360	100		311	100	_	311	100		311	100	_	265	Mbps
	×8	80	_	360	80		311	80	_	311	80		311	80	_	265	Mbps
Device operation in	×7	70	_	360	70	_	311	70		311	70	_	311	70	_	265	Mbps
Mbps	×4	40	_	360	40		311	40	_	311	40		311	40	_	265	Mbps
'	×2	20	_	360	20		311	20	_	311	20		311	20	_	265	Mbps
	×1	10	_	360	10	_	311	10		311	10	_	311	10	_	265	Mbps
t _{DUTY}	_	45	_	55	45		55	45	_	55	45		55	45	_	55	%
Transmitter channel-to- channel skew (TCCS)	_	_	_	200	_	_	200	_	_	200	_	_	200	_	_	200	ps
Output jitter (peak to peak)	_	_	_	500	_	_	500	_	_	550	_	_	600	_	_	700	ps
t _{RISE}	$20 - 80\%$, $C_{LOAD} = 5 pF$	_	500	_	_	500	_	_	500	_	_	500	—	_	500	_	ps
t _{FALL}	20 – 80%, C _{LOAD} = 5 pF	_	500	_	_	500	1		500	_	_	500	ı	_	500		ps

Symbol	Modes	C6		C7, I7		C8, A7		C8L,	, I8L	C	Unit	
	Minnes	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{DUTY}	_	45	55	45	55	45	55	45	55	45	55	%
TCCS	_	_	200	_	200	_	200	_	200	_	200	ps
Output jitter (peak to peak)	_	_	500	_	500	_	550	_	600	_	700	ps
t _{LOCK} (2)	_	_	1	_	1	_	1	_	1	_	1	ms

Notes to Table 1-35:

- (1) Cyclone IV E—emulated LVDS transmitter is supported at the output pin of all I/O Banks. Cyclone IV GX—emulated LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–36. LVDS Receiver Timing Specifications for Cyclone IV Devices (1), (3)

0	Modes	C6		C7, I7		C8, A7		C8L, I8L		C9L		
Symbol		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	×10	10	437.5	10	370	10	320	10	320	10	250	MHz
	×8	10	437.5	10	370	10	320	10	320	10	250	MHz
f _{HSCLK} (input clock	×7	10	437.5	10	370	10	320	10	320	10	250	MHz
frequency)	×4	10	437.5	10	370	10	320	10	320	10	250	MHz
1 3,	×2	10	437.5	10	370	10	320	10	320	10	250	MHz
	×1	10	437.5	10	402.5	10	402.5	10	362	10	265	MHz
	×10	100	875	100	740	100	640	100	640	100	500	Mbps
	×8	80	875	80	740	80	640	80	640	80	500	Mbps
HSIODR	×7	70	875	70	740	70	640	70	640	70	500	Mbps
חטוטח	×4	40	875	40	740	40	640	40	640	40	500	Mbps
	×2	20	875	20	740	20	640	20	640	20	500	Mbps
	×1	10	437.5	10	402.5	10	402.5	10	362	10	265	Mbps
SW	_	_	400	_	400	_	400	_	550	_	640	ps
Input jitter tolerance	_	_	500	_	500	_	550	_	600	_	700	ps
t _{LOCK} (2)	_	_	1	_	1	_	1	_	1		1	ms

Notes to Table 1-36:

- Cyclone IV E—LVDS receiver is supported at all I/O Banks.
 Cyclone IV GX—LVDS receiver is supported at I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

External Memory Interface Specifications

The external memory interfaces for Cyclone IV devices are auto-calibrating and easy to implement.

Table 1–42 and Table 1–43 list the IOE programmable delay for Cyclone IV E 1.2 V core voltage devices.

Table 1-42. IOE Programmable Delay on Column Pins for Cyclone IV E 1.2 V Core Voltage Devices (1), (2)

		Number	Min Offset	Max Offset								
Parameter	Paths Affected	of		Fa	ast Corn	er	Slow Corner					Unit
		Setting		C6	17	A7	C6	C 7	C8	17	A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.211	1.211	2.177	2.340	2.433	2.388	2.508	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.307	1.203	1.203	2.19	2.387	2.540	2.430	2.545	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.437	0.402	0.402	0.747	0.820	0.880	0.834	0.873	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.693	0.665	0.665	1.200	1.379	1.532	1.393	1.441	ns

Notes to Table 1-42:

- (1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

Table 1–43. IOE Programmable Delay on Row Pins for Cyclone IV E 1.2 V Core Voltage Devices (1), (2)

		Number	Min Offset	Max Offset								
Parameter	Paths Affected	of		Fa	ast Corn	er	Slow Corner					Unit
		Setting		C6	17	A7	C6	C 7	C8	17	A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	1.314	1.209	1.209	2.201	2.386	2.510	2.429	2.548	ns
Input delay from pin to input register	Pad to I/O input register	8	0	1.312	1.207	1.207	2.202	2.402	2.558	2.447	2.557	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.458	0.419	0.419	0.783	0.861	0.924	0.875	0.915	ns
Input delay from dual-purpose clock pin to fan-out destinations	Pad to global clock network	12	0	0.686	0.657	0.657	1.185	1.360	1.506	1.376	1.422	ns

Notes to Table 1-43:

- (1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting 0 as available in the Quartus II software.

Table 1-46. Glossary (Part 3 of 5)

Letter	Term	Definitions										
	R_L	Receiver differential input discrete resistor (external to Cyclone IV devices).										
		Receiver input waveform for LVDS and LVPECL differential standards: Single-Ended Waveform										
		Positive Channel (p) = V _{IH}										
		Negative Channel (n) = V _{IL}										
R	Receiver Input Waveform	Ground										
		Differential Waveform (Mathematical Function of Positive & Negative Channel)										
		V _{ID} 0 V										
		V _{ID} p-n										
	Receiver input skew margin (RSKM)	High-speed I/O block: The total margin left after accounting for the sampling window and TCCS. RSKM = (TUI – SW – TCCS) / 2.										
		V _{CGIO}										
		V _{IH(DC)}										
	Single-ended voltage- referenced I/O Standard	V_{REF} $V_{IL(DC)}$										
		Vil(AC)										
S		$\overline{V_{ ext{OL}}}$										
		The JEDEC standard for SSTI and HSTL I/O standards defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input crosses the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform <i>ringing</i> .										
	SW (Sampling Window)	High-speed I/O block: The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window										

Table 1-46. Glossary (Part 4 of 5)

ter	Term	Definitions								
	t _C	High-speed receiver and transmitter input and output clock period.								
	Channel-to- channel-skew (TCCS)	High-speed I/O block: The timing difference between the fastest and slowest output edges, including t_{CO} variation and clock skew. The clock is included in the TCCS measurement.								
	t _{cin}	Delay from the clock pad to the I/O input register.								
	t _{co}	Delay from the clock pad to the I/O output.								
	t _{cout}	Delay from the clock pad to the I/O output register.								
	t _{DUTY}	High-speed I/O block: Duty cycle on high-speed transmitter output clock.								
	t _{FALL}	Signal high-to-low transition time (80–20%).								
	t _H	Input register hold time.								
	Timing Unit Interval (TUI)	High-speed I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = $1/(Receiver\ Input\ Clock\ Frequency\ Multiplication\ Factor) = t_C/w)$.								
	t _{INJITTER}	Period jitter on the PLL clock input.								
	t _{OUTJITTER_DEDCLK}	Period jitter on the dedicated clock output driven by a PLL.								
	t _{OUTJITTER_IO}	Period jitter on the general purpose I/O driven by a PLL.								
	t _{pllcin}	Delay from the PLL inclk pad to the I/O input register.								
-	t _{pllcout}	Delay from the PLL inclk pad to the I/O output register.								
	Transmitter Output Waveform	Transmitter output waveforms for the LVDS, mini-LVDS, PPDS and RSDS Differential I/O Standards: Single-Ended Waveform Positive Channel (p) = V _{OH} Negative Channel (n) = V _{OL} Ground Differential Waveform (Mathematical Function of Positive & Negative Channel) V _{OD} 0 V p - n								
	t _{RISE}	Signal low-to-high transition time (20–80%).								
	t _{SU}	Input register setup time.								
J		_								

Table 1-46. Glossary (Part 5 of 5)

Letter	Term	Definitions
	V _{CM(DC)}	DC common mode input voltage.
	V _{DIF(AC)}	AC differential input voltage: The minimum AC input differential voltage required for switching.
	V _{DIF(DC)}	DC differential input voltage: The minimum DC input differential voltage required for switching.
	V _{ICM}	Input common mode voltage: The common mode of the differential signal at the receiver.
	V _{ID}	Input differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	V _{IH}	Voltage input high: The minimum positive voltage applied to the input that is accepted by the device as a logic high.
	V _{IH(AC)}	High-level AC input voltage.
	V _{IH(DC)}	High-level DC input voltage.
	V _{IL}	Voltage input low: The maximum positive voltage applied to the input that is accepted by the device as a logic low.
	V _{IL (AC)}	Low-level AC input voltage.
	V _{IL (DC)}	Low-level DC input voltage.
	V _{IN}	DC input voltage.
	V _{OCM}	Output common mode voltage: The common mode of the differential signal at the transmitter.
v	V _{OD}	Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. $V_{OD} = V_{OH} - V_{OL}$.
	V _{OH}	Voltage output high: The maximum positive voltage from an output that the device considers is accepted as the minimum positive high level.
	V _{OL}	Voltage output low: The maximum positive voltage from an output that the device considers is accepted as the maximum positive low level.
	V _{OS}	Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$.
	V _{OX (AC)}	AC differential output cross point voltage: the voltage at which the differential output signals must cross.
	V _{REF}	Reference voltage for the SSTL and HSTL I/O standards.
	V _{REF (AC)}	AC input reference voltage for the SSTL and HSTL I/O standards. $V_{REF(AC)} = V_{REF(DC)} + noise$. The peak-to-peak AC noise on V_{REF} must not exceed 2% of $V_{REF(DC)}$.
	V _{REF (DC)}	DC input reference voltage for the SSTL and HSTL I/O standards.
	V _{SWING (AC)}	AC differential input voltage: AC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.
	V _{SWING (DC)}	DC differential input voltage: DC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.
	V _{TT}	Termination voltage for the SSTL and HSTL I/O standards.
	V _{X (AC)}	AC differential input cross point voltage: The voltage at which the differential input signals must cross.
W	_	
X	_	_
Υ	_	_
Z		_