

Welcome to E-XFL.COM

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |                                                           |
|--------------------------------|-----------------------------------------------------------|
| Product Status                 | Active                                                    |
| Number of LABs/CLBs            | 1330                                                      |
| Number of Logic Elements/Cells | 21280                                                     |
| Total RAM Bits                 | 774144                                                    |
| Number of I/O                  | 150                                                       |
| Number of Gates                | -                                                         |
| Voltage - Supply               | 1.16V ~ 1.24V                                             |
| Mounting Type                  | Surface Mount                                             |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                           |
| Package / Case                 | 324-LBGA                                                  |
| Supplier Device Package        | 324-FBGA (19x19)                                          |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/ep4cgx22cf19c8 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Recommended Operating Conditions**

This section lists the functional operation limits for AC and DC parameters for Cyclone IV devices. Table 1–3 and Table 1–4 list the steady-state voltage and current values expected from Cyclone IV E and Cyclone IV GX devices. All supplies must be strictly monotonic without plateaus.

Table 1–3. Recommended Operating Conditions for Cyclone IV E Devices (1), (2) (Part 1 of 2)

| Symbol                     | Parameter                                             | Conditions                        | Min   | Тур | Max               | Unit |
|----------------------------|-------------------------------------------------------|-----------------------------------|-------|-----|-------------------|------|
| V <sub>CCINT</sub> (3)     | Supply voltage for internal logic,<br>1.2-V operation | _                                 | 1.15  | 1.2 | 1.25              | V    |
| VCCINT 19                  | Supply voltage for internal logic,<br>1.0-V operation | _                                 | 0.97  | 1.0 | 1.03              | V    |
|                            | Supply voltage for output buffers, 3.3-V operation    | _                                 | 3.135 | 3.3 | 3.465             | V    |
|                            | Supply voltage for output buffers, 3.0-V operation    | _                                 | 2.85  | 3   | 3.15              | V    |
| V <sub>CCIO</sub> (3), (4) | Supply voltage for output buffers, 2.5-V operation    | _                                 | 2.375 | 2.5 | 2.625             | V    |
| VCCIO (5% (5)              | Supply voltage for output buffers, 1.8-V operation    | _                                 | 1.71  | 1.8 | 1.89              | V    |
|                            | Supply voltage for output buffers, 1.5-V operation    | _                                 | 1.425 | 1.5 | 1.575             | V    |
|                            | Supply voltage for output buffers, 1.2-V operation    | _                                 | 1.14  | 1.2 | 1.26              | V    |
| V <sub>CCA</sub> (3)       | Supply (analog) voltage for PLL regulator             | _                                 | 2.375 | 2.5 | 2.625             | V    |
| V (3)                      | Supply (digital) voltage for PLL, 1.2-V operation     | _                                 | 1.15  | 1.2 | 1.25              | V    |
| V <sub>CCD_PLL</sub> (3)   | Supply (digital) voltage for PLL, 1.0-V operation     | _                                 | 0.97  | 1.0 | 1.03              | V    |
| V <sub>I</sub>             | Input voltage                                         | _                                 | -0.5  | _   | 3.6               | V    |
| $V_0$                      | Output voltage                                        | _                                 | 0     | _   | V <sub>CCIO</sub> | V    |
|                            |                                                       | For commercial use                | 0     | _   | 85                | °C   |
| т                          | Operating junction temperature                        | For industrial use                | -40   | _   | 100               | °C   |
| $T_J$                      | Operating junction temperature                        | For extended temperature          | -40   | _   | 125               | °C   |
|                            |                                                       | For automotive use                | -40   | _   | 125               | °C   |
| t <sub>RAMP</sub>          | Power supply ramp time                                | Standard power-on reset (POR) (5) | 50 μs | _   | 50 ms             | _    |
|                            |                                                       | Fast POR (6)                      | 50 μs | _   | 3 ms              | _    |

Table 1–3. Recommended Operating Conditions for Cyclone IV E Devices (1), (2) (Part 2 of 2)

| Symbol             | Parameter                                                     | Conditions | Min | Тур | Max | Unit |
|--------------------|---------------------------------------------------------------|------------|-----|-----|-----|------|
| I <sub>Diode</sub> | Magnitude of DC current across<br>PCI-clamp diode when enable | _          | _   | _   | 10  | mA   |

### Notes to Table 1-3:

- (1) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades.
- (2) V<sub>CCIO</sub> for all I/O banks must be powered up during device operation. All VCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.
- (3) V<sub>CC</sub> must rise monotonically.
- (4)  $V_{CCIO}$  powers all input buffers.
- (5) The POR time for Standard POR ranges between 50 and 200 ms. Each individual power supply must reach the recommended operating range within 50 ms.
- (6) The POR time for Fast POR ranges between 3 and 9 ms. Each individual power supply must reach the recommended operating range within 3 ms.

Table 1-4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 1 of 2)

| Symbol                     | Parameter                                                          | Conditions | Min   | Тур | Max   | Unit |
|----------------------------|--------------------------------------------------------------------|------------|-------|-----|-------|------|
| V <sub>CCINT</sub> (3)     | Core voltage, PCIe hard IP block, and transceiver PCS power supply | _          | 1.16  | 1.2 | 1.24  | V    |
| V <sub>CCA</sub> (1), (3)  | PLL analog power supply                                            | _          | 2.375 | 2.5 | 2.625 | V    |
| V <sub>CCD_PLL</sub> (2)   | PLL digital power supply                                           | _          | 1.16  | 1.2 | 1.24  | V    |
|                            | I/O banks power supply for 3.3-V operation                         | _          | 3.135 | 3.3 | 3.465 | V    |
|                            | I/O banks power supply for 3.0-V operation                         | _          | 2.85  | 3   | 3.15  | V    |
| V <sub>CCIO</sub> (3), (4) | I/O banks power supply for 2.5-V operation                         | _          | 2.375 | 2.5 | 2.625 | V    |
| vccio (2)                  | I/O banks power supply for 1.8-V operation                         | _          | 1.71  | 1.8 | 1.89  | V    |
|                            | I/O banks power supply for 1.5-V operation                         | _          | 1.425 | 1.5 | 1.575 | V    |
|                            | I/O banks power supply for 1.2-V operation                         | _          | 1.14  | 1.2 | 1.26  | V    |
|                            | Differential clock input pins power supply for 3.3-V operation     | _          | 3.135 | 3.3 | 3.465 | V    |
|                            | Differential clock input pins power supply for 3.0-V operation     | _          | 2.85  | 3   | 3.15  | V    |
| V <sub>CC_CLKIN</sub>      | Differential clock input pins power supply for 2.5-V operation     | _          | 2.375 | 2.5 | 2.625 | V    |
| (3), (5), (6)              | Differential clock input pins power supply for 1.8-V operation     | _          | 1.71  | 1.8 | 1.89  | V    |
|                            | Differential clock input pins power supply for 1.5-V operation     | _          | 1.425 | 1.5 | 1.575 | V    |
|                            | Differential clock input pins power supply for 1.2-V operation     | _          | 1.14  | 1.2 | 1.26  | V    |
| $V_{CCH\_GXB}$             | Transceiver output buffer power supply                             | _          | 2.375 | 2.5 | 2.625 | V    |

| Symbol               | Parameter                                                   | Conditions                        | Min   | Тур | Max               | Unit |
|----------------------|-------------------------------------------------------------|-----------------------------------|-------|-----|-------------------|------|
| V <sub>CCA_GXB</sub> | Transceiver PMA and auxiliary power supply                  | _                                 | 2.375 | 2.5 | 2.625             | V    |
| V <sub>CCL_GXB</sub> | Transceiver PMA and auxiliary power supply                  | _                                 | 1.16  | 1.2 | 1.24              | V    |
| V <sub>I</sub>       | DC input voltage                                            | _                                 | -0.5  |     | 3.6               | V    |
| V <sub>0</sub>       | DC output voltage                                           | _                                 | 0     | _   | V <sub>CCIO</sub> | V    |
| т                    | Operating junction temperature                              | For commercial use                | 0     | _   | 85                | °C   |
| T <sub>J</sub>       | operating junction temperature                              | For industrial use                | -40   | _   | 100               | °C   |
| t <sub>RAMP</sub>    | Power supply ramp time                                      | Standard power-on reset (POR) (7) | 50 μs | _   | 50 ms             | _    |
|                      |                                                             | Fast POR (8)                      | 50 μs | _   | 3 ms              | _    |
| I <sub>Diode</sub>   | Magnitude of DC current across PCI-clamp diode when enabled | _                                 | _     | ı   | 10                | mA   |

### Notes to Table 1-4:

- (1) All VCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.
- (2) You must connect V<sub>CCD PLL</sub> to V<sub>CCINT</sub> through a decoupling capacitor and ferrite bead.
- (3) Power supplies must rise monotonically.
- (4) V<sub>CCIO</sub> for all I/O banks must be powered up during device operation. Configurations pins are powered up by V<sub>CCIO</sub> of I/O Banks 3, 8, and 9 where I/O Banks 3 and 9 only support V<sub>CCIO</sub> of 1.5, 1.8, 2.5, 3.0, and 3.3 V. For fast passive parallel (FPP) configuration mode, the V<sub>CCIO</sub> level of I/O Bank 8 must be powered up to 1.5, 1.8, 2.5, 3.0, and 3.3 V.
- (5) You must set  $V_{\text{CC\_CLKIN}}$  to 2.5 V if you use CLKIN as a high-speed serial interface (HSSI) refclk or as a DIFFCLK input.
- (6) The CLKIN pins in I/O Banks 3B and 8B can support single-ended I/O standard when the pins are used to clock left PLLs in non-transceiver applications.
- (7) The POR time for Standard POR ranges between 50 and 200 ms. V<sub>CCINT</sub>, V<sub>CCA</sub>, and V<sub>CCIO</sub> of I/O Banks 3, 8, and 9 must reach the recommended operating range within 50 ms.
- (8) The POR time for Fast POR ranges between 3 and 9 ms. V<sub>CCINT</sub>, V<sub>CCA</sub>, and V<sub>CCIO</sub> of I/O Banks 3, 8, and 9 must reach the recommended operating range within 3 ms.

### **ESD Performance**

This section lists the electrostatic discharge (ESD) voltages using the human body model (HBM) and charged device model (CDM) for Cyclone IV devices general purpose I/Os (GPIOs) and high-speed serial interface (HSSI) I/Os. Table 1–5 lists the ESD for Cyclone IV devices GPIOs and HSSI I/Os.

Table 1-5. ESD for Cyclone IV Devices GPIOs and HSSI I/Os

| Symbol              | Parameter                             | Passing Voltage | Unit |
|---------------------|---------------------------------------|-----------------|------|
| V                   | ESD voltage using the HBM (GPIOs) (1) | ± 2000          | V    |
| VESDHBM             | ESD using the HBM (HSSI I/Os) (2)     | ± 1000          | V    |
| V <sub>ESDCDM</sub> | ESD using the CDM (GPIOs)             | ± 500           | V    |
|                     | ESD using the CDM (HSSI I/Os) (2)     | ± 250           | V    |

#### Notes to Table 1-5:

- (1) The passing voltage for EP4CGX15 and EP4CGX30 row I/Os is ±1000V.
- (2) This value is applicable only to Cyclone IV GX devices.

The OCT resistance may vary with the variation of temperature and voltage after calibration at device power-up. Use Table 1–10 and Equation 1–1 to determine the final OCT resistance considering the variations after calibration at device power-up. Table 1–10 lists the change percentage of the OCT resistance with voltage and temperature.

Table 1–10. OCT Variation After Calibration at Device Power-Up for Cyclone IV Devices

| Nominal Voltage | dR/dT (%/°C) | dR/dV (%/mV) |
|-----------------|--------------|--------------|
| 3.0             | 0.262        | -0.026       |
| 2.5             | 0.234        | -0.039       |
| 1.8             | 0.219        | -0.086       |
| 1.5             | 0.199        | -0.136       |
| 1.2             | 0.161        | -0.288       |

## Equation 1-1. Final OCT Resistance (1), (2), (3), (4), (5), (6)

### Notes to Equation 1-1:

- (1)  $T_2$  is the final temperature.
- (2)  $T_1$  is the initial temperature.
- (3) MF is multiplication factor.
- (4) R<sub>final</sub> is final resistance.
- (5) R<sub>initial</sub> is initial resistance.
- (6) Subscript  $_{\rm X}$  refers to both  $_{\rm V}$  and  $_{\rm T}$ .
- (7)  $\Delta R_V$  is a variation of resistance with voltage.
- (8)  $\Delta R_T$  is a variation of resistance with temperature.
- (9) dR/dT is the change percentage of resistance with temperature after calibration at device power-up.
- (10) dR/dV is the change percentage of resistance with voltage after calibration at device power-up.
- (11) V2 is final voltage.
- (12)  $V_1$  is the initial voltage.

## Internal Weak Pull-Up and Weak Pull-Down Resistor

Table 1-12 lists the weak pull-up and pull-down resistor values for Cyclone IV devices.

Table 1–12. Internal Weak Pull-Up and Weak Pull-Down Resistor Values for Cyclone IV Devices (1)

| Symbol           | Parameter                                                                | Conditions                                  | Min | Тур | Max | Unit |
|------------------|--------------------------------------------------------------------------|---------------------------------------------|-----|-----|-----|------|
|                  |                                                                          | $V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (2), (3) | 7   | 25  | 41  | kΩ   |
|                  | Value of the I/O pin pull-up resistor                                    | $V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (2), (3) | 7   | 28  | 47  | kΩ   |
| D                | before and during configuration, as                                      | $V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (2), (3) | 8   | 35  | 61  | kΩ   |
| R_ <sub>PU</sub> | well as user mode if you enable the programmable pull-up resistor option | $V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (2), (3) | 10  | 57  | 108 | kΩ   |
|                  |                                                                          | $V_{CCIO} = 1.5 \text{ V} \pm 5\%$ (2), (3) | 13  | 82  | 163 | kΩ   |
|                  |                                                                          | $V_{CCIO} = 1.2 \text{ V} \pm 5\%$ (2), (3) | 19  | 143 | 351 | kΩ   |
|                  |                                                                          | $V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (4)      | 6   | 19  | 30  | kΩ   |
|                  |                                                                          | $V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (4)      | 6   | 22  | 36  | kΩ   |
| R_PD             | Value of the I/O pin pull-down resistor before and during configuration  | $V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (4)      | 6   | 25  | 43  | kΩ   |
|                  | bototo and daring configuration                                          | $V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (4)      | 7   | 35  | 71  | kΩ   |
|                  |                                                                          | $V_{CCIO} = 1.5 \text{ V} \pm 5\%$ (4)      | 8   | 50  | 112 | kΩ   |

### Notes to Table 1-12:

- (1) All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK.
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (3)  $R_{PU} = (V_{CC10} V_1)/I_{R_PU}$ Minimum condition:  $-40^{\circ}C$ ;  $V_{CC10} = V_{CC} + 5\%$ ,  $V_1 = V_{CC} + 5\% 50$  mV; Typical condition:  $25^{\circ}C$ ;  $V_{CC10} = V_{CC}$ ,  $V_1 = 0$  V;  $V_2 = 0$  V;  $V_3 = 0$  V;  $V_4 = 0$  V and  $V_5 = 0$  V and  $V_6 = 0$  V and  $V_7 = 0$  V and  $V_8 = 0$  V and  $V_$

Maximum condition:  $100^{\circ}\text{C}$ ;  $V_{\text{CCIO}} = V_{\text{CC}} - 5\%$ ,  $V_{\text{I}} = 0$  V; in which  $V_{\text{I}}$  refers to the input voltage at the I/O pin.

(4)  $R_{PD} = V_I/I_{RPD}$ 

Minimum condition: -40°C;  $V_{CCIO} = V_{CC} + 5\%$ ,  $V_I = 50$  mV;

Typical condition: 25°C;  $V_{CCIO} = V_{CC}$ ,  $V_1 = V_{CC} - 5\%$ ; Maximum condition: 100°C;  $V_{CCIO} = V_{CC} - 5\%$ ,  $V_1 = V_{CC} - 5\%$ ; in which  $V_1$  refers to the input voltage at the I/O pin.

## **Hot-Socketing**

Table 1–13 lists the hot-socketing specifications for Cyclone IV devices.

Table 1–13. Hot-Socketing Specifications for Cyclone IV Devices

| Symbol                  | Parameter                         | Maximum  |
|-------------------------|-----------------------------------|----------|
| I <sub>IOPIN(DC)</sub>  | DC current per I/O pin            | 300 μΑ   |
| I <sub>IOPIN(AC)</sub>  | AC current per I/O pin            | 8 mA (1) |
| I <sub>XCVRTX(DC)</sub> | DC current per transceiver TX pin | 100 mA   |
| I <sub>XCVRRX(DC)</sub> | DC current per transceiver RX pin | 50 mA    |

#### Note to Table 1-13:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|IIOPIN| = C \frac{dv}{dt}$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.




Table 1–20. Differential I/O Standard Specifications for Cyclone IV Devices (1) (Part 2 of 2)

| I/O Standard                      | V <sub>CCIO</sub> (V) |     |       | $V_{CCIO}(V)$ $V_{ID}(mV)$ $V_{ICM}(V)$ (2) |     |      | Vo                                                                             | <sub>D</sub> (mV) | (3) | 1   | ا V <sub>os</sub> (V) | 3)    |      |       |
|-----------------------------------|-----------------------|-----|-------|---------------------------------------------|-----|------|--------------------------------------------------------------------------------|-------------------|-----|-----|-----------------------|-------|------|-------|
| i/U Stanuaru                      | Min                   | Тур | Max   | Min                                         | Max | Min  | Condition                                                                      | Max               | Min | Тур | Max                   | Min   | Тур  | Max   |
| LVDS                              |                       |     |       |                                             |     | 0.05 | $D_{MAX} \leq 500 \text{ Mbps}$                                                | 1.80              |     |     |                       |       |      |       |
| (Column<br>I/Os)                  | 2.375                 | 2.5 | 2.625 | 100                                         | _   | 0.55 | $\begin{array}{l} 500 \; Mbps \leq D_{MAX} \\ \leq \; 700 \; Mbps \end{array}$ | 1.80              | 247 | _   | 600                   | 1.125 | 1.25 | 1.375 |
| 1,00)                             |                       |     |       |                                             |     | 1.05 | D <sub>MAX</sub> > 700 Mbps                                                    | 1.55              |     |     |                       |       |      |       |
| BLVDS (Row I/Os) (4)              | 2.375                 | 2.5 | 2.625 | 100                                         |     | _    | _                                                                              | _                 | _   | _   | _                     |       | _    | _     |
| BLVDS<br>(Column<br>I/Os) (4)     | 2.375                 | 2.5 | 2.625 | 100                                         |     | _    |                                                                                |                   | _   | _   | _                     |       | _    | _     |
| mini-LVDS<br>(Row I/Os)           | 2.375                 | 2.5 | 2.625 | _                                           | _   | _    |                                                                                |                   | 300 | _   | 600                   | 1.0   | 1.2  | 1.4   |
| mini-LVDS<br>(Column<br>I/Os) (5) | 2.375                 | 2.5 | 2.625 | _                                           | _   |      | _                                                                              | _                 | 300 | _   | 600                   | 1.0   | 1.2  | 1.4   |
| RSDS® (Row<br>I/Os) (5)           | 2.375                 | 2.5 | 2.625 | _                                           |     | _    | _                                                                              | _                 | 100 | 200 | 600                   | 0.5   | 1.2  | 1.5   |
| RSDS<br>(Column<br>I/Os) (5)      | 2.375                 | 2.5 | 2.625 | _                                           |     |      |                                                                                |                   | 100 | 200 | 600                   | 0.5   | 1.2  | 1.5   |
| PPDS (Row I/Os) (5)               | 2.375                 | 2.5 | 2.625 | _                                           | _   |      |                                                                                | _                 | 100 | 200 | 600                   | 0.5   | 1.2  | 1.4   |
| PPDS<br>(Column<br>I/Os) (5)      | 2.375                 | 2.5 | 2.625 | _                                           | _   | _    | _                                                                              | _                 | 100 | 200 | 600                   | 0.5   | 1.2  | 1.4   |

### Notes to Table 1-20:

- (1) For an explanation of terms used in Table 1–20, refer to "Glossary" on page 1–37.
- (2)  $V_{IN}$  range:  $0 \text{ V} \leq V_{IN} \leq 1.85 \text{ V}$ .
- (3)  $R_L \text{ range: } 90 \leq R_L \leq 110 \ \Omega$  .
- (4) There are no fixed  $V_{IN}$ ,  $V_{OD}$ , and  $V_{OS}$  specifications for BLVDS. They depend on the system topology.
- (5) The Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins.
- (6) The LVPECL I/O standard is only supported on dedicated clock input pins. This I/O standard is not supported for output pins.

# **Power Consumption**

Use the following methods to estimate power for a design:

- the Excel-based EPE
- the Quartus® II PowerPlay power analyzer feature

The interactive Excel-based EPE is used prior to designing the device to get a magnitude estimate of the device power. The Quartus II PowerPlay power analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay power analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, combined with detailed circuit models, can yield very accurate power estimates.

For more information about power estimation tools, refer to the *Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

# **Switching Characteristics**

This section provides performance characteristics of Cyclone IV core and periphery blocks for commercial grade devices.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The upper-right hand corner of these tables show the designation as "Preliminary".
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 2 of 4)

| Symbol/                                                                                        | Oanditions                                                                     |      | C6           |                               |        | C7, I7                 |                                  |      | C8           |                                  | 11!4 |
|------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------|------|--------------|-------------------------------|--------|------------------------|----------------------------------|------|--------------|----------------------------------|------|
| Description                                                                                    | Conditions                                                                     | Min  | Тур          | Max                           | Min    | Тур                    | Max                              | Min  | Тур          | Max                              | Unit |
| Receiver                                                                                       |                                                                                |      | •            |                               |        |                        | •                                |      |              | <u> </u>                         |      |
| Supported I/O<br>Standards                                                                     | 1.4 V PCML,<br>1.5 V PCML,<br>2.5 V PCML,<br>LVPECL, LVDS                      |      |              |                               |        |                        |                                  |      |              |                                  |      |
| Data rate (F324 and smaller package) (15)                                                      | _                                                                              | 600  | _            | 2500                          | 600    | _                      | 2500                             | 600  | _            | 2500                             | Mbps |
| Data rate (F484 and larger package) (15)                                                       | _                                                                              | 600  | _            | 3125                          | 600    | _                      | 3125                             | 600  | _            | 2500                             | Mbps |
| Absolute V <sub>MAX</sub> for a receiver pin (3)                                               | _                                                                              | _    | _            | 1.6                           | _      | _                      | 1.6                              | _    | _            | 1.6                              | V    |
| Operational V <sub>MAX</sub> for a receiver pin                                                | _                                                                              | _    | _            | 1.5                           | _      | _                      | 1.5                              | _    | _            | 1.5                              | V    |
| Absolute V <sub>MIN</sub> for a receiver pin                                                   | _                                                                              | -0.4 | _            | _                             | -0.4   | _                      | _                                | -0.4 | _            | _                                | V    |
| Peak-to-peak<br>differential input<br>voltage V <sub>ID</sub> (diff p-p)                       | V <sub>ICM</sub> = 0.82 V<br>setting, Data Rate<br>= 600 Mbps to<br>3.125 Gbps | 0.1  | _            | 2.7                           | 0.1    | _                      | 2.7                              | 0.1  | _            | 2.7                              | V    |
| V <sub>ICM</sub>                                                                               | V <sub>ICM</sub> = 0.82 V<br>setting                                           | _    | 820 ±<br>10% | _                             | _      | 820 ±<br>10%           | _                                | _    | 820 ±<br>10% | _                                | mV   |
| Differential on-chip                                                                           | 100–Ω setting                                                                  | _    | 100          | _                             | _      | 100                    | _                                | _    | 100          | _                                | Ω    |
| termination resistors                                                                          | 150– $\Omega$ setting                                                          | _    | 150          | _                             | _      | 150                    | _                                | _    | 150          | _                                | Ω    |
| Differential and common mode return loss                                                       | PIPE, Serial<br>Rapid I/O SR,<br>SATA, CPRI LV,<br>SDI, XAUI                   |      |              |                               |        | Compliant              | i                                |      |              |                                  | _    |
| Programmable ppm detector <sup>(4)</sup>                                                       | _                                                                              |      |              |                               | ± 62.5 | , 100, 125<br>250, 300 | 5, 200,                          |      |              |                                  | ppm  |
| Clock data recovery<br>(CDR) ppm<br>tolerance (without<br>spread-spectrum<br>clocking enabled) | _                                                                              |      | _            | ±300 (5),<br>±350<br>(6), (7) |        | _                      | ±300<br>(5),<br>±350<br>(6), (7) | _    | _            | ±300<br>(5),<br>±350<br>(6), (7) | ppm  |
| CDR ppm tolerance<br>(with synchronous<br>spread-spectrum<br>clocking enabled) (8)             | _                                                                              | _    | _            | 350 to<br>-5350<br>(7), (9)   | _      | _                      | 350 to<br>-5350<br>(7), (9)      | _    | _            | 350 to<br>-5350<br>(7), (9)      | ppm  |
| Run length                                                                                     | _                                                                              |      | 80           | _                             | _      | 80                     | _                                |      | 80           |                                  | UI   |
|                                                                                                | No Equalization                                                                | _    | _            | 1.5                           | _      | _                      | 1.5                              | _    | _            | 1.5                              | dB   |
| Programmable                                                                                   | Medium Low                                                                     | _    | _            | 4.5                           | _      | _                      | 4.5                              |      | _            | 4.5                              | dB   |
| equalization                                                                                   | Medium High                                                                    | _    | _            | 5.5                           | _      | _                      | 5.5                              |      | _            | 5.5                              | dB   |
|                                                                                                | High                                                                           | _    | _            | 7                             | _      | _                      | 7                                | _    |              | 7                                | dB   |

Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 4 of 4)

| Symbol/                                          | Conditions  |     | C6  |        |        | C7, I7    |              |        | C8  |        | Unit  |
|--------------------------------------------------|-------------|-----|-----|--------|--------|-----------|--------------|--------|-----|--------|-------|
| Description                                      | Collultions | Min | Тур | Max    | Min    | Тур       | Max          | Min    | Тур | Max    | UIIIL |
| PLD-Transceiver Inte                             | rface       |     |     |        |        |           |              |        |     |        |       |
| Interface speed<br>(F324 and smaller<br>package) | _           | 25  | _   | 125    | 25     | _         | 125          | 25     | _   | 125    | MHz   |
| Interface speed<br>(F484 and larger<br>package)  | _           | 25  | _   | 156.25 | 25     | _         | 156.25       | 25     | _   | 156.25 | MHz   |
| Digital reset pulse width                        | _           |     |     |        | Minimu | m is 2 pa | rallel clock | cycles |     |        |       |

### Notes to Table 1-21:

- (1) This specification is valid for transmitter output jitter specification with a maximum total jitter value of 112 ps, typically for 3.125 Gbps SRIO and XAUI protocols.
- (2) The minimum reconfig\_clk frequency is 2.5 MHz if the transceiver channel is configured in **Transmitter Only** mode. The minimum reconfig\_clk frequency is 37.5 MHz if the transceiver channel is configured in **Receiver Only** or **Receiver and Transmitter** mode.
- (3) The device cannot tolerate prolonged operation at this absolute maximum.
- (4) The rate matcher supports only up to ±300 parts per million (ppm).
- (5) Supported for the F169 and F324 device packages only.
- (6) Supported for the F484, F672, and F896 device packages only. Pending device characterization.
- (7) To support CDR ppm tolerance greater than ±300 ppm, implement ppm detector in user logic and configure CDR to Manual Lock Mode.
- (8) Asynchronous spread-spectrum clocking is not supported.
- (9) For the EP4CGX30 (F484 package only), EP4CGX50, and EP4CGX75 devices, the CDR ppl tolerance is ±200 ppm.
- (10) Time taken until pll locked goes high after pll powerdown deasserts.
- (11) Time that the CDR must be kept in lock-to-reference mode after rx analogreset deasserts and before rx locktodata is asserted in manual mode.
- (12) Time taken to recover valid data after the rx\_locktodata signal is asserted in manual mode (Figure 1–2), or after rx\_freqlocked signal goes high in automatic mode (Figure 1–3).
- (13) Time taken to recover valid data after the  $rx\_locktodata$  signal is asserted in manual mode.
- (14) Time taken to recover valid data after the  $rx\_freqlocked$  signal goes high in automatic mode.
- (15) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

Figure 1–4 shows the differential receiver input waveform.

Figure 1-4. Receiver Input Waveform




Figure 1–5 shows the transmitter output waveform.

Figure 1-5. Transmitter Output Waveform




Table 1–22 lists the typical  $V_{\text{OD}}$  for Tx term that equals 100  $\Omega$ .

Table 1–22. Typical  $\text{V}_{\text{OD}}$  Setting, Tx Term = 100  $\Omega$ 

| Cumbal                                                    |     |     | V <sub>op</sub> Sett | ing (mV)     |      |      |
|-----------------------------------------------------------|-----|-----|----------------------|--------------|------|------|
| Symbol                                                    | 1   | 2   | 3                    | <b>4</b> (1) | 5    | 6    |
| V <sub>OD</sub> differential peak<br>to peak typical (mV) | 400 | 600 | 800                  | 900          | 1000 | 1200 |

### Note to Table 1-22:

(1) This setting is required for compliance with the PCle protocol.

Table 1-25. PLL Specifications for Cyclone IV Devices (1), (2) (Part 2 of 2)

| Symbol                                    | Parameter                                                                                                                      | Min | Тур     | Max  | Unit           |
|-------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------|-----|---------|------|----------------|
| t <sub>DLOCK</sub>                        | Time required to lock dynamically (after switchover, reconfiguring any non-post-scale counters/delays or areset is deasserted) | _   | _       | 1    | ms             |
| toutjitter_period_dedclk (6)              | Dedicated clock output period jitter $F_{OUT} \ge 100 \text{ MHz}$                                                             | _   | _       | 300  | ps             |
|                                           | F <sub>OUT</sub> < 100 MHz                                                                                                     | _   | _       | 30   | mUI            |
| toutjitter_ccj_dedclk (6)                 | Dedicated clock output cycle-to-cycle jitter $F_{OUT} \ge 100 \text{ MHz}$                                                     | _   | _       | 300  | ps             |
|                                           | F <sub>OUT</sub> < 100 MHz                                                                                                     | _   | _       | 30   | mUI            |
| toutjitter_period_io (6)                  | Regular I/O period jitter $F_{OUT} \ge 100 \text{ MHz}$                                                                        | _   | _       | 650  | ps             |
|                                           | F <sub>OUT</sub> < 100 MHz                                                                                                     | _   | _       | 75   | mUI            |
| toutjitter_ccj_io <i>(6)</i>              | Regular I/O cycle-to-cycle jitter<br>F <sub>OUT</sub> ≥ 100 MHz                                                                | _   | _       | 650  | ps             |
|                                           | F <sub>OUT</sub> < 100 MHz                                                                                                     | _   | _       | 75   | mUI            |
| t <sub>PLL_PSERR</sub>                    | Accuracy of PLL phase shift                                                                                                    | _   | _       | ±50  | ps             |
| t <sub>ARESET</sub>                       | Minimum pulse width on areset signal.                                                                                          | 10  | _       | _    | ns             |
| t <sub>CONFIGPLL</sub>                    | Time required to reconfigure scan chains for PLLs                                                                              | _   | 3.5 (7) |      | SCANCLK cycles |
| f <sub>SCANCLK</sub>                      | scanclk frequency                                                                                                              | _   | _       | 100  | MHz            |
| t <sub>CASC_OUTJITTER_PERIOD_DEDCLK</sub> | Period jitter for dedicated clock output in cascaded PLLs ( $F_{OUT} \ge 100 \text{ MHz}$ )                                    | _   | _       | 425  | ps             |
| (8), (9)                                  | Period jitter for dedicated clock output in cascaded PLLs (F <sub>OUT</sub> < 100 MHz)                                         | _   | _       | 42.5 | mUI            |

### Notes to Table 1-25:

- (1) This table is applicable for general purpose PLLs and multipurpose PLLs.
- (2) You must connect  $V_{CCD\ PLL}$  to  $V_{CCINT}$  through the decoupling capacitor and ferrite bead.
- (3) This parameter is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (4) The  $V_{CO}$  frequency reported by the Quartus II software in the PLL Summary section of the compilation report takes into consideration the  $V_{CO}$  post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the  $f_{VCO}$  specification.
- (5) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less than 200 ps.
- (6) Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL when an input jitter of 30 ps is applied.
- (7) With 100-MHz scanclk frequency.
- $\begin{tabular}{ll} (8) & The cascaded PLLs specification is applicable only with the following conditions: \end{tabular}$ 
  - Upstream PLL—0.59 MHz  $\leq$  Upstream PLL bandwidth < 1 MHz
  - Downstream PLL—Downstream PLL bandwidth > 2 MHz
- (9) PLL cascading is not supported for transceiver applications.

Table 1–29 lists the active configuration mode specifications for Cyclone IV devices.

Table 1–29. Active Configuration Mode Specifications for Cyclone IV Devices

| Programming Mode         | DCLK Range | Typical DCLK | Unit |
|--------------------------|------------|--------------|------|
| Active Parallel (AP) (1) | 20 to 40   | 33           | MHz  |
| Active Serial (AS)       | 20 to 40   | 33           | MHz  |

### Note to Table 1-29:

(1) AP configuration mode is only supported for Cyclone IV E devices.

Table 1–30 lists the JTAG timing parameters and values for Cyclone IV devices.

Table 1–30. JTAG Timing Parameters for Cyclone IV Devices (1)

| Symbol                | Parameter                                         | Min | Max | Unit |
|-----------------------|---------------------------------------------------|-----|-----|------|
| t <sub>JCP</sub>      | TCK clock period                                  | 40  | _   | ns   |
| t <sub>JCH</sub>      | TCK clock high time                               | 19  | _   | ns   |
| t <sub>JCL</sub>      | TCK clock low time                                | 19  | _   | ns   |
| t <sub>JPSU_TDI</sub> | JTAG port setup time for TDI                      | 1   | _   | ns   |
| t <sub>JPSU_TMS</sub> | JTAG port setup time for TMS                      | 3   | _   | ns   |
| $t_{JPH}$             | JTAG port hold time                               | 10  | _   | ns   |
| t <sub>JPCO</sub>     | JTAG port clock to output (2), (3)                | _   | 15  | ns   |
| t <sub>JPZX</sub>     | JTAG port high impedance to valid output (2), (3) | _   | 15  | ns   |
| t <sub>JPXZ</sub>     | JTAG port valid output to high impedance (2), (3) | _   | 15  | ns   |
| t <sub>JSSU</sub>     | Capture register setup time                       | 5   | _   | ns   |
| t <sub>JSH</sub>      | Capture register hold time                        | 10  | _   | ns   |
| t <sub>JSCO</sub>     | Update register clock to output                   | _   | 25  | ns   |
| t <sub>JSZX</sub>     | Update register high impedance to valid output    | _   | 25  | ns   |
| t <sub>JSXZ</sub>     | Update register valid output to high impedance    |     | 25  | ns   |

### Notes to Table 1-30:

- (1) For more information about JTAG waveforms, refer to "JTAG Waveform" in "Glossary" on page 1-37.
- (2) The specification is shown for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the output time specification is 16 ns.
- (3) For EP4CGX22, EP4CGX30 (F324 and smaller package), EP4CGX110, and EP4CGX150 devices, the output time specification for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins is 16 ns. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the output time specification is 18 ns.

# **Periphery Performance**

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the high-speed I/O interface, external memory interface, and the PCI/PCI-X bus interface. I/Os using the SSTL-18 Class I termination standard can achieve up to the stated DDR2 SDRAM interfacing speeds. I/Os using general-purpose I/O standards such as 3.3-, 3.0-, 2.5-, 1.8-, or 1.5-LVTTL/LVCMOS are capable of a typical 200 MHz interfacing frequency with a 10 pF load.

Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4) (Part 2 of 2)

| Symbol                | Modes |     | C6  |     |     | C7, I | 7   |     | C8, A | 7   |     | C8L, I | BL  |     | C9L |     | Unit |
|-----------------------|-------|-----|-----|-----|-----|-------|-----|-----|-------|-----|-----|--------|-----|-----|-----|-----|------|
| Syllibul              | Mones | Min | Тур | Max | Min | Тур   | Max | Min | Тур   | Max | Min | Тур    | Max | Min | Тур | Max | Unit |
| t <sub>LOCK</sub> (3) | _     | _   |     | 1   | _   | _     | 1   | _   |       | 1   | _   | _      | 1   | _   |     | 1   | ms   |

#### Notes to Table 1-31:

- (1) Applicable for true RSDS and emulated RSDS\_E\_3R transmitter.
- (2) Cyclone IV E devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated RSDS transmitter is supported at the output pin of all I/O Banks.

  Cyclone IV GX devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (3)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.
- (4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–32. Emulated RSDS\_E\_1R Transmitter Timing Specifications for Cyclone IV Devices (1), (3) (Part 1 of 2)

| Ob.al                              | Madaa                    |     | C6  |     |     | C7, 17 | '   |     | C8, A7 | 7   | (   | C8L, 18 | BL  |     | C9L |      | 11!4 |
|------------------------------------|--------------------------|-----|-----|-----|-----|--------|-----|-----|--------|-----|-----|---------|-----|-----|-----|------|------|
| Symbol                             | Modes                    | Min | Тур | Max | Min | Тур    | Max | Min | Тур    | Max | Min | Тур     | Max | Min | Тур | Max  | Unit |
|                                    | ×10                      | 5   | _   | 85  | 5   |        | 85  | 5   |        | 85  | 5   |         | 85  | 5   | _   | 72.5 | MHz  |
|                                    | ×8                       | 5   | _   | 85  | 5   | _      | 85  | 5   | _      | 85  | 5   |         | 85  | 5   | _   | 72.5 | MHz  |
| f <sub>HSCLK</sub> (input<br>clock | ×7                       | 5   | _   | 85  | 5   | _      | 85  | 5   | _      | 85  | 5   | _       | 85  | 5   | _   | 72.5 | MHz  |
| frequency)                         | ×4                       | 5   | _   | 85  | 5   | _      | 85  | 5   |        | 85  | 5   |         | 85  | 5   | _   | 72.5 | MHz  |
|                                    | ×2                       | 5   |     | 85  | 5   | _      | 85  | 5   | _      | 85  | 5   |         | 85  | 5   | _   | 72.5 | MHz  |
|                                    | ×1                       | 5   | _   | 170 | 5   | _      | 170 | 5   | _      | 170 | 5   |         | 170 | 5   | _   | 145  | MHz  |
|                                    | ×10                      | 100 | _   | 170 | 100 | _      | 170 | 100 | _      | 170 | 100 | _       | 170 | 100 |     | 145  | Mbps |
|                                    | ×8                       | 80  | _   | 170 | 80  | _      | 170 | 80  | _      | 170 | 80  | _       | 170 | 80  | _   | 145  | Mbps |
| Device operation in                | ×7                       | 70  | _   | 170 | 70  | _      | 170 | 70  | _      | 170 | 70  |         | 170 | 70  | _   | 145  | Mbps |
| Mbps                               | ×4                       | 40  | _   | 170 | 40  |        | 170 | 40  | _      | 170 | 40  | _       | 170 | 40  | _   | 145  | Mbps |
|                                    | ×2                       | 20  | 1   | 170 | 20  | _      | 170 | 20  |        | 170 | 20  |         | 170 | 20  |     | 145  | Mbps |
|                                    | ×1                       | 10  | -   | 170 | 10  |        | 170 | 10  |        | 170 | 10  |         | 170 | 10  | _   | 145  | Mbps |
| t <sub>DUTY</sub>                  | _                        | 45  | _   | 55  | 45  |        | 55  | 45  | _      | 55  | 45  | _       | 55  | 45  | _   | 55   | %    |
| TCCS                               | _                        | _   | 1   | 200 | _   | _      | 200 | _   |        | 200 | _   |         | 200 |     |     | 200  | ps   |
| Output jitter<br>(peak to peak)    | _                        | _   |     | 500 | _   | _      | 500 | _   |        | 550 | _   | _       | 600 | _   |     | 700  | ps   |
|                                    | 20 – 80%,                |     |     |     |     |        |     |     |        |     |     |         |     |     |     |      |      |
| t <sub>RISE</sub>                  | C <sub>LOAD</sub> = 5 pF | _   | 500 | _   | _   | 500    | _   | _   | 500    | _   | _   | 500     | _   | _   | 500 | _    | ps   |
|                                    | 20 – 80%,                |     |     |     |     |        |     |     |        |     |     |         |     |     |     |      |      |
| t <sub>FALL</sub>                  | C <sub>LOAD</sub> = 5 pF | _   | 500 | _   | _   | 500    | _   | _   | 500    | _   | _   | 500     | _   |     | 500 | _    | ps   |

## **IOE Programmable Delay**

Table 1–40 and Table 1–41 list the IOE programmable delay for Cyclone IV E 1.0 V core voltage devices.

Table 1–40. IOE Programmable Delay on Column Pins for Cyclone IV E 1.0 V Core Voltage Devices (1), (2)

|                                                                       |                                | Number  |               |        | N      | /lax Offse | t         |       |      |
|-----------------------------------------------------------------------|--------------------------------|---------|---------------|--------|--------|------------|-----------|-------|------|
| Parameter                                                             | Paths Affected                 | of      | Min<br>Offset | Fast ( | Corner | S          | low Corne | er    | Unit |
|                                                                       |                                | Setting |               | C8L    | I8L    | C8L        | C9L       | I8L   |      |
| Input delay from pin to internal cells                                | Pad to I/O<br>dataout to core  | 7       | 0             | 2.054  | 1.924  | 3.387      | 4.017     | 3.411 | ns   |
| Input delay from pin to input register                                | Pad to I/O input register      | 8       | 0             | 2.010  | 1.875  | 3.341      | 4.252     | 3.367 | ns   |
| Delay from output register to output pin                              | I/O output<br>register to pad  | 2       | 0             | 0.641  | 0.631  | 1.111      | 1.377     | 1.124 | ns   |
| Input delay from<br>dual-purpose clock pin to<br>fan-out destinations | Pad to global<br>clock network | 12      | 0             | 0.971  | 0.931  | 1.684      | 2.298     | 1.684 | ns   |

### Notes to Table 1-40:

- (1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

Table 1–41. IOE Programmable Delay on Row Pins for Cyclone IV E 1.0 V Core Voltage Devices (1), (2)

|                                                                       |                                | Number  |               |        | ı      | Vax Offse | t        |       |      |
|-----------------------------------------------------------------------|--------------------------------|---------|---------------|--------|--------|-----------|----------|-------|------|
| Parameter                                                             | Paths Affected                 | of      | Min<br>Offset | Fast ( | Corner | S         | low Corn | er    | Unit |
|                                                                       |                                | Setting |               | C8L    | I8L    | C8L       | C9L      | I8L   |      |
| Input delay from pin to internal cells                                | Pad to I/O<br>dataout to core  | 7       | 0             | 2.057  | 1.921  | 3.389     | 4.146    | 3.412 | ns   |
| Input delay from pin to input register                                | Pad to I/O input register      | 8       | 0             | 2.059  | 1.919  | 3.420     | 4.374    | 3.441 | ns   |
| Delay from output register to output pin                              | I/O output<br>register to pad  | 2       | 0             | 0.670  | 0.623  | 1.160     | 1.420    | 1.168 | ns   |
| Input delay from<br>dual-purpose clock pin to<br>fan-out destinations | Pad to global<br>clock network | 12      | 0             | 0.960  | 0.919  | 1.656     | 2.258    | 1.656 | ns   |

### Notes to Table 1-41:

- (1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting  $\bf 0$  as available in the Quartus II software.

Table 1–42 and Table 1–43 list the IOE programmable delay for Cyclone IV E 1.2 V core voltage devices.

Table 1-42. IOE Programmable Delay on Column Pins for Cyclone IV E 1.2 V Core Voltage Devices (1), (2)

|                                                                       |                                   | Number  |               |       |          |       | Max ( | Offset     |         |       |       |      |
|-----------------------------------------------------------------------|-----------------------------------|---------|---------------|-------|----------|-------|-------|------------|---------|-------|-------|------|
| Parameter                                                             | Paths<br>Affected                 | of      | Min<br>Offset | Fa    | ast Corn | er    |       | SI         | ow Corn | er    |       | Unit |
|                                                                       |                                   | Setting |               | C6    | 17       | A7    | C6    | <b>C</b> 7 | C8      | 17    | A7    |      |
| Input delay from pin to internal cells                                | Pad to I/O<br>dataout to<br>core  | 7       | 0             | 1.314 | 1.211    | 1.211 | 2.177 | 2.340      | 2.433   | 2.388 | 2.508 | ns   |
| Input delay from pin to input register                                | Pad to I/O input register         | 8       | 0             | 1.307 | 1.203    | 1.203 | 2.19  | 2.387      | 2.540   | 2.430 | 2.545 | ns   |
| Delay from output register to output pin                              | I/O output<br>register to<br>pad  | 2       | 0             | 0.437 | 0.402    | 0.402 | 0.747 | 0.820      | 0.880   | 0.834 | 0.873 | ns   |
| Input delay from<br>dual-purpose clock pin<br>to fan-out destinations | Pad to global<br>clock<br>network | 12      | 0             | 0.693 | 0.665    | 0.665 | 1.200 | 1.379      | 1.532   | 1.393 | 1.441 | ns   |

### Notes to Table 1-42:

- (1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

Table 1–43. IOE Programmable Delay on Row Pins for Cyclone IV E 1.2 V Core Voltage Devices (1), (2)

|                                                                       |                                   | Number  |               |       |          |       | Max ( | Offset     |         |       |       |      |
|-----------------------------------------------------------------------|-----------------------------------|---------|---------------|-------|----------|-------|-------|------------|---------|-------|-------|------|
| Parameter                                                             | Paths<br>Affected                 | of      | Min<br>Offset | Fa    | ast Corn | er    |       | SI         | ow Corn | er    |       | Unit |
|                                                                       |                                   | Setting |               | C6    | 17       | A7    | C6    | <b>C</b> 7 | C8      | 17    | A7    |      |
| Input delay from pin to internal cells                                | Pad to I/O<br>dataout to<br>core  | 7       | 0             | 1.314 | 1.209    | 1.209 | 2.201 | 2.386      | 2.510   | 2.429 | 2.548 | ns   |
| Input delay from pin to input register                                | Pad to I/O input register         | 8       | 0             | 1.312 | 1.207    | 1.207 | 2.202 | 2.402      | 2.558   | 2.447 | 2.557 | ns   |
| Delay from output register to output pin                              | I/O output<br>register to<br>pad  | 2       | 0             | 0.458 | 0.419    | 0.419 | 0.783 | 0.861      | 0.924   | 0.875 | 0.915 | ns   |
| Input delay from<br>dual-purpose clock pin<br>to fan-out destinations | Pad to global<br>clock<br>network | 12      | 0             | 0.686 | 0.657    | 0.657 | 1.185 | 1.360      | 1.506   | 1.376 | 1.422 | ns   |

### Notes to Table 1-43:

- (1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting 0 as available in the Quartus II software.

Table 1-46. Glossary (Part 2 of 5)




Table 1-46. Glossary (Part 4 of 5)

| ter | Term                                  | Definitions                                                                                                                                                                                                                                                                                |
|-----|---------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|     | t <sub>C</sub>                        | High-speed receiver and transmitter input and output clock period.                                                                                                                                                                                                                         |
|     | Channel-to-<br>channel-skew<br>(TCCS) | High-speed I/O block: The timing difference between the fastest and slowest output edges, including $t_{\text{CO}}$ variation and clock skew. The clock is included in the TCCS measurement.                                                                                               |
|     | t <sub>cin</sub>                      | Delay from the clock pad to the I/O input register.                                                                                                                                                                                                                                        |
|     | t <sub>co</sub>                       | Delay from the clock pad to the I/O output.                                                                                                                                                                                                                                                |
|     | t <sub>cout</sub>                     | Delay from the clock pad to the I/O output register.                                                                                                                                                                                                                                       |
|     | t <sub>DUTY</sub>                     | High-speed I/O block: Duty cycle on high-speed transmitter output clock.                                                                                                                                                                                                                   |
|     | t <sub>FALL</sub>                     | Signal high-to-low transition time (80–20%).                                                                                                                                                                                                                                               |
|     | t <sub>H</sub>                        | Input register hold time.                                                                                                                                                                                                                                                                  |
|     | Timing Unit<br>Interval (TUI)         | High-speed I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = $1/(Receiver\ Input\ Clock\ Frequency\ Multiplication\ Factor) = t_C/w)$ .                                                                                                  |
|     | t <sub>INJITTER</sub>                 | Period jitter on the PLL clock input.                                                                                                                                                                                                                                                      |
|     | t <sub>OUTJITTER_DEDCLK</sub>         | Period jitter on the dedicated clock output driven by a PLL.                                                                                                                                                                                                                               |
|     | t <sub>OUTJITTER_IO</sub>             | Period jitter on the general purpose I/O driven by a PLL.                                                                                                                                                                                                                                  |
|     | t <sub>pllcin</sub>                   | Delay from the PLL inclk pad to the I/O input register.                                                                                                                                                                                                                                    |
|     | t <sub>pllcout</sub>                  | Delay from the PLL inclk pad to the I/O output register.                                                                                                                                                                                                                                   |
|     | Transmitter<br>Output<br>Waveform     | Transmitter output waveforms for the LVDS, mini-LVDS, PPDS and RSDS Differential I/O Standards:  Single-Ended Waveform  Positive Channel (p) = V <sub>OH</sub> Negative Channel (n) = V <sub>OL</sub> Ground  Differential Waveform (Mathematical Function of Positive & Negative Channel) |
|     | t <sub>RISE</sub>                     | Signal low-to-high transition time (20–80%).                                                                                                                                                                                                                                               |
|     | t <sub>SU</sub>                       | Input register setup time.                                                                                                                                                                                                                                                                 |
| J   | _                                     | _                                                                                                                                                                                                                                                                                          |

Table 1-46. Glossary (Part 5 of 5)

| Letter | Term                    | Definitions                                                                                                                                                                                    |  |  |
|--------|-------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
|        | V <sub>CM(DC)</sub>     | DC common mode input voltage.                                                                                                                                                                  |  |  |
|        | V <sub>DIF(AC)</sub>    | AC differential input voltage: The minimum AC input differential voltage required for switching.                                                                                               |  |  |
|        | V <sub>DIF(DC)</sub>    | DC differential input voltage: The minimum DC input differential voltage required for switching.                                                                                               |  |  |
|        | V <sub>ICM</sub>        | Input common mode voltage: The common mode of the differential signal at the receiver.                                                                                                         |  |  |
|        | V <sub>ID</sub>         | Input differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.                                  |  |  |
|        | V <sub>IH</sub>         | Voltage input high: The minimum positive voltage applied to the input that is accepted by the device as a logic high.                                                                          |  |  |
|        | V <sub>IH(AC)</sub>     | High-level AC input voltage.                                                                                                                                                                   |  |  |
|        | V <sub>IH(DC)</sub>     | High-level DC input voltage.                                                                                                                                                                   |  |  |
|        | V <sub>IL</sub>         | Voltage input low: The maximum positive voltage applied to the input that is accepted by the device as a logic low.                                                                            |  |  |
|        | V <sub>IL (AC)</sub>    | Low-level AC input voltage.                                                                                                                                                                    |  |  |
|        | V <sub>IL (DC)</sub>    | Low-level DC input voltage.                                                                                                                                                                    |  |  |
|        | V <sub>IN</sub>         | DC input voltage.                                                                                                                                                                              |  |  |
|        | V <sub>OCM</sub>        | Output common mode voltage: The common mode of the differential signal at the transmitter.                                                                                                     |  |  |
| v      | V <sub>OD</sub>         | Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. $V_{OD} = V_{OH} - V_{OL}$ . |  |  |
|        | V <sub>OH</sub>         | Voltage output high: The maximum positive voltage from an output that the device considers is accepted as the minimum positive high level.                                                     |  |  |
|        | V <sub>OL</sub>         | Voltage output low: The maximum positive voltage from an output that the device considers is accepted as the maximum positive low level.                                                       |  |  |
|        | V <sub>OS</sub>         | Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$ .                                                                                                                                      |  |  |
|        | V <sub>OX (AC)</sub>    | AC differential output cross point voltage: the voltage at which the differential output signals must cross.                                                                                   |  |  |
|        | $V_{REF}$               | Reference voltage for the SSTL and HSTL I/O standards.                                                                                                                                         |  |  |
|        | V <sub>REF (AC)</sub>   | AC input reference voltage for the SSTL and HSTL I/O standards. $V_{REF(AC)} = V_{REF(DC)} + noise$ . The peak-to-peak AC noise on $V_{REF}$ must not exceed 2% of $V_{REF(DC)}$ .             |  |  |
|        | V <sub>REF (DC)</sub>   | DC input reference voltage for the SSTL and HSTL I/O standards.                                                                                                                                |  |  |
|        | V <sub>SWING (AC)</sub> | AC differential input voltage: AC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.                                         |  |  |
|        | V <sub>SWING (DC)</sub> | DC differential input voltage: DC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.                                         |  |  |
|        | V <sub>TT</sub>         | Termination voltage for the SSTL and HSTL I/O standards.                                                                                                                                       |  |  |
|        | V <sub>X (AC)</sub>     | AC differential input cross point voltage: The voltage at which the differential input signals must cross.                                                                                     |  |  |
| W      |                         |                                                                                                                                                                                                |  |  |
| X      |                         |                                                                                                                                                                                                |  |  |
| Υ      |                         | _                                                                                                                                                                                              |  |  |
| Z      | _                       | _                                                                                                                                                                                              |  |  |

# **Document Revision History**

Table 1–47 lists the revision history for this chapter.

Table 1–47. Document Revision History

| Date          | Version | Changes                                                                                                                                                                                                    |
|---------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| March 2016    | 2.0     | Updated note (5) in Table 1–21 to remove support for the N148 package.                                                                                                                                     |
| Ootobor 001 4 | 1.9     | Updated maximum value for V <sub>CCD_PLL</sub> in Table 1–1.                                                                                                                                               |
| October 2014  |         | Removed extended temperature note in Table 1–3.                                                                                                                                                            |
| December 2013 | 1.8     | Updated Table 1–21 by adding Note (15).                                                                                                                                                                    |
| May 2013      | 1.7     | Updated Table 1–15 by adding Note (4).                                                                                                                                                                     |
|               | 1.6     | ■ Updated the maximum value for V <sub>I</sub> , V <sub>CCD_PLL</sub> , V <sub>CCIO</sub> , V <sub>CC_CLKIN</sub> , V <sub>CCH_GXB</sub> , and V <sub>CCA_GXB</sub> Table 1–1.                             |
|               |         | ■ Updated Table 1–11 and Table 1–22.                                                                                                                                                                       |
| October 2012  |         | <ul> <li>Updated Table 1–21 to include peak-to-peak differential input voltage for the<br/>Cyclone IV GX transceiver input reference clock.</li> </ul>                                                     |
|               |         | ■ Updated Table 1–29 to include the typical DCLK value.                                                                                                                                                    |
|               |         | ■ Updated the minimum f <sub>HSCLK</sub> value in Table 1–31, Table 1–32, Table 1–33, Table 1–34, and Table 1–35.                                                                                          |
|               | 1.5     | <ul> <li>Updated "Maximum Allowed Overshoot or Undershoot Voltage", "Operating<br/>Conditions", and "PLL Specifications" sections.</li> </ul>                                                              |
| November 2011 |         | ■ Updated Table 1–2, Table 1–3, Table 1–4, Table 1–5, Table 1–8, Table 1–9, Table 1–15, Table 1–18, Table 1–19, and Table 1–21.                                                                            |
|               |         | ■ Updated Figure 1–1.                                                                                                                                                                                      |
|               |         | ■ Updated for the Quartus II software version 10.1 release.                                                                                                                                                |
| December 2010 | 1.4     | ■ Updated Table 1–21 and Table 1–25.                                                                                                                                                                       |
|               |         | ■ Minor text edits.                                                                                                                                                                                        |
|               | 1.3     | Updated for the Quartus II software version 10.0 release:                                                                                                                                                  |
| July 2010     |         | ■ Updated Table 1–3, Table 1–4, Table 1–21, Table 1–25, Table 1–28, Table 1–30, Table 1–40, Table 1–41, Table 1–42, Table 1–43, Table 1–44, and Table 1–45.                                                |
|               |         | ■ Updated Figure 1–2 and Figure 1–3.                                                                                                                                                                       |
|               |         | <ul> <li>Removed SW Requirement and TCCS for Cyclone IV Devices tables.</li> </ul>                                                                                                                         |
|               |         | ■ Minor text edits.                                                                                                                                                                                        |
|               | 1.2     | Updated to include automotive devices:                                                                                                                                                                     |
|               |         | <ul><li>Updated the "Operating Conditions" and "PLL Specifications" sections.</li></ul>                                                                                                                    |
| March 2010    |         | ■ Updated Table 1–1, Table 1–8, Table 1–9, Table 1–21, Table 1–26, Table 1–27, Table 1–31, Table 1–32, Table 1–33, Table 1–35, Table 1–36, Table 1–37, Table 1–38, Table 1–40, Table 1–42, and Table 1–43. |
|               |         | ■ Added Table 1–5 to include ESD for Cyclone IV devices GPIOs and HSSI I/Os.                                                                                                                               |
|               |         | <ul> <li>Added Table 1–44 and Table 1–45 to include IOE programmable delay for<br/>Cyclone IV E 1.2 V core voltage devices.</li> </ul>                                                                     |
|               |         | Minor text edits.                                                                                                                                                                                          |