
# E·XFL

#### Intel - EP4CGX30BF14C6N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Active   |
| Number of LABs/CLBs            | 1840   |
| Number of Logic Elements/Cells | 29440  |
| Total RAM Bits                 | 1105920  |
| Number of I/O                  | 72   |
| Number of Gates                | -  |
| Voltage - Supply               | 1.16V ~ 1.24V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 169-LBGA   |
| Supplier Device Package        | 169-FBGA (14x14)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/ep4cgx30bf14c6n |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Cyclone IV E industrial devices I7 are offered with extended operating temperature range.

# **Absolute Maximum Ratings**

Absolute maximum ratings define the maximum operating conditions for Cyclone IV devices. The values are based on experiments conducted with the device and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied at these conditions. Table 1–1 lists the absolute maximum ratings for Cyclone IV devices.



Conditions beyond those listed in Table 1–1 cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time have adverse effects on the device.

| Symbol                | Parameter  | Min  | Max  | Unit |
|-----------------------|--|------|------|------|
| V <sub>CCINT</sub>    | Core voltage, PCI Express <sup>®</sup> (PCIe <sup>®</sup> ) hard IP<br>block, and transceiver physical coding sublayer<br>(PCS) power supply | -0.5 | 1.8  | V    |
| V <sub>CCA</sub>      | Phase-locked loop (PLL) analog power supply  | -0.5 | 3.75 | V    |
| V <sub>CCD_PLL</sub>  | PLL digital power supply   | -0.5 | 1.8  | V    |
| V <sub>CCIO</sub>     | I/O banks power supply   | -0.5 | 3.75 | V    |
| V <sub>CC_CLKIN</sub> | Differential clock input pins power supply   | -0.5 | 4.5  | V    |
| V <sub>CCH_GXB</sub>  | Transceiver output buffer power supply   | -0.5 | 3.75 | V    |
| V <sub>CCA_GXB</sub>  | Transceiver physical medium attachment (PMA) and auxiliary power supply  | -0.5 | 3.75 | V    |
| V <sub>CCL_GXB</sub>  | Transceiver PMA and auxiliary power supply   | -0.5 | 1.8  | V    |
| VI                    | DC input voltage   | -0.5 | 4.2  | V    |
| I <sub>OUT</sub>      | DC output current, per pin   | -25  | 40   | mA   |
| T <sub>STG</sub>      | Storage temperature  | -65  | 150  | °C   |
| TJ                    | Operating junction temperature   | -40  | 125  | °C   |

Table 1–1. Absolute Maximum Ratings for Cyclone IV Devices (1)

Note to Table 1–1:

(1) Supply voltage specifications apply to voltage readings taken at the device pins with respect to ground, not at the power supply.

# **Maximum Allowed Overshoot or Undershoot Voltage**

During transitions, input signals may overshoot to the voltage shown in Table 1–2 and undershoot to –2.0 V for a magnitude of currents less than 100 mA and for periods shorter than 20 ns. Table 1–2 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the lifetime of the device. The maximum allowed overshoot duration is specified as a percentage of high-time over the lifetime of the device.

# **Recommended Operating Conditions**

This section lists the functional operation limits for AC and DC parameters for Cyclone IV devices. Table 1–3 and Table 1–4 list the steady-state voltage and current values expected from Cyclone IV E and Cyclone IV GX devices. All supplies must be strictly monotonic without plateaus.

Table 1–3. Recommended Operating Conditions for Cyclone IV E Devices <sup>(1), (2)</sup> (Part 1 of 2)

| Symbol                        | Parameter  | Conditions                                   | Min   | Тур | Max               | Unit |
|-------------------------------|--|--|-------|-----|-------------------|------|
| V <sub>ccint</sub> <i>(3)</i> | Supply voltage for internal logic, 1.2-V operation | _  | 1.15  | 1.2 | 1.25              | V    |
| VCCINT (")                    | Supply voltage for internal logic, 1.0-V operation | _  | 0.97  | 1.0 | 1.03              | V    |
|                               | Supply voltage for output buffers, 3.3-V operation | _  | 3.135 | 3.3 | 3.465             | V    |
|                               | Supply voltage for output buffers, 3.0-V operation | _  | 2.85  | 3   | 3.15              | V    |
| V <sub>ccio</sub> (3), (4)    | Supply voltage for output buffers, 2.5-V operation | _  | 2.375 | 2.5 | 2.625             | V    |
| VCCIO (Syn (Syn               | Supply voltage for output buffers, 1.8-V operation | _  | 1.71  | 1.8 | 1.89              | V    |
|                               | Supply voltage for output buffers, 1.5-V operation | _  | 1.425 | 1.5 | 1.575             | V    |
|                               | Supply voltage for output buffers, 1.2-V operation | _  | 1.14  | 1.2 | 1.26              | V    |
| V <sub>CCA</sub> <i>(3)</i>   | Supply (analog) voltage for PLL regulator          | _  | 2.375 | 2.5 | 2.625             | V    |
| V (3)                         | Supply (digital) voltage for PLL, 1.2-V operation  | —  | 1.15  | 1.2 | 1.25              | V    |
| V <sub>CCD_PLL</sub> (3)      | Supply (digital) voltage for PLL, 1.0-V operation  | —  | 0.97  | 1.0 | 1.03              | V    |
| VI                            | Input voltage                                      | —  | -0.5  | —   | 3.6               | V    |
| V <sub>0</sub>                | Output voltage                                     | —  | 0     | —   | V <sub>CCIO</sub> | V    |
|                               |  | For commercial use                           | 0     | —   | 85                | °C   |
| TJ                            | Operating junction temperature                     | For industrial use                           | -40   |     | 100               | °C   |
| IJ                            |  | For extended temperature                     | -40   | _   | 125               | °C   |
|                               |  | For automotive use                           | -40   |     | 125               | °C   |
| t <sub>RAMP</sub>             | Power supply ramp time                             | Standard power-on reset (POR) <sup>(5)</sup> | 50 µs |     | 50 ms             |      |
|                               |  | Fast POR (6)                                 | 50 µs |     | 3 ms              |      |

| Symbol               | Parameter  | Conditions                                      | Min   | Тур | Max               | Unit |
|----------------------|--|---|-------|-----|-------------------|------|
| V <sub>CCA_GXB</sub> | Transceiver PMA and auxiliary power supply                     | _   | 2.375 | 2.5 | 2.625             | V    |
| V <sub>CCL_GXB</sub> | Transceiver PMA and auxiliary power supply                     | _   | 1.16  | 1.2 | 1.24              | V    |
| VI                   | DC input voltage   | )C input voltage —                              |       |     | 3.6               | V    |
| V <sub>0</sub>       | DC output voltage  | —   | 0     | —   | V <sub>CCIO</sub> | V    |
| т                    | Operating junction temperature                                 | For commercial use                              | 0     | —   | 85                | °C   |
| TJ                   | Operating junction temperature                                 | For industrial use                              | -40   |     | 100               | °C   |
| t <sub>RAMP</sub>    | Power supply ramp time   | Standard power-on reset<br>(POR) <sup>(7)</sup> | 50 µs | _   | 50 ms             | _    |
|                      |  | Fast POR <sup>(8)</sup>                         | 50 µs |     | 3 ms              | _    |
| I <sub>Diode</sub>   | Magnitude of DC current across<br>PCI-clamp diode when enabled | _   | _     | _   | 10                | mA   |

Table 1-4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 2 of 2)

#### Notes to Table 1-4:

- (1) All VCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.
- (2) You must connect  $V_{CCD PLL}$  to  $V_{CCINT}$  through a decoupling capacitor and ferrite bead.
- (3) Power supplies must rise monotonically.
- (4) V<sub>CCI0</sub> for all I/O banks must be powered up during device operation. Configurations pins are powered up by V<sub>CCI0</sub> of I/O Banks 3, 8, and 9 where I/O Banks 3 and 9 only support V<sub>CCI0</sub> of 1.5, 1.8, 2.5, 3.0, and 3.3 V. For fast passive parallel (FPP) configuration mode, the V<sub>CCI0</sub> level of I/O Bank 8 must be powered up to 1.5, 1.8, 2.5, 3.0, and 3.3 V.
- (5) You must set  $V_{CC_{CLKIN}}$  to 2.5 V if you use CLKIN as a high-speed serial interface (HSSI) refclk or as a DIFFCLK input.
- (6) The CLKIN pins in I/O Banks 3B and 8B can support single-ended I/O standard when the pins are used to clock left PLLs in non-transceiver applications.
- (7) The POR time for Standard POR ranges between 50 and 200 ms. V<sub>CCINT</sub>, V<sub>CCA</sub>, and V<sub>CCIO</sub> of I/O Banks 3, 8, and 9 must reach the recommended operating range within 50 ms.
- (8) The POR time for Fast POR ranges between 3 and 9 ms. V<sub>CCINT</sub>, V<sub>CCA</sub>, and V<sub>CCIO</sub> of I/O Banks 3, 8, and 9 must reach the recommended operating range within 3 ms.

# **ESD** Performance

This section lists the electrostatic discharge (ESD) voltages using the human body model (HBM) and charged device model (CDM) for Cyclone IV devices general purpose I/Os (GPIOs) and high-speed serial interface (HSSI) I/Os. Table 1–5 lists the ESD for Cyclone IV devices GPIOs and HSSI I/Os.

| Table 1–5. ESD for Cyclone IV Devices GPIOs and HSSI I/0 |
|--|
|--|

| Symbol  | Parameter  | Passing Voltage | Unit |
|---------|--|-----------------|------|
| M       | ESD voltage using the HBM (GPIOs) <sup>(1)</sup> | ± 2000          | V    |
| VESDHBM | ESD using the HBM (HSSI I/Os) <sup>(2)</sup>     | ± 1000          | V    |
| V       | ESD using the CDM (GPIOs)                        | ± 500           | V    |
| VESDCDM | ESD using the CDM (HSSI I/Os) <sup>(2)</sup>     | ± 250           | V    |

#### Notes to Table 1-5:

(1) The passing voltage for EP4CGX15 and EP4CGX30 row I/Os is ±1000V.

(2) This value is applicable only to Cyclone IV GX devices.

|                        |           |     |     |       |       |      | V <sub>ccio</sub> | (V) |     |     |     |     |     |      |
|------------------------|-----------|-----|-----|-------|-------|------|-------------------|-----|-----|-----|-----|-----|-----|------|
| Parameter              | Condition | 1   | .2  | 1     | .5    | 1    | .8                | 2   | .5  | 3   | .0  | 3   | .3  | Unit |
|                        |           | Min | Max | Min   | Max   | Min  | Max               | Min | Max | Min | Max | Min | Max |      |
| Bus hold trip<br>point | —         | 0.3 | 0.9 | 0.375 | 1.125 | 0.68 | 1.07              | 0.7 | 1.7 | 0.8 | 2   | 0.8 | 2   | V    |

Table 1–7. Bus Hold Parameter for Cyclone IV Devices (Part 2 of 2)<sup>(1)</sup>

Note to Table 1-7:

(1) Bus hold trip points are based on the calculated input voltages from the JEDEC standard.

### **OCT Specifications**

Table 1–8 lists the variation of OCT without calibration across process, temperature, and voltage (PVT).

|                                |                      | Resistance |   |      |
|--------------------------------|----------------------|------------|---|------|
| Description                    | Commercial Maximum i |            | Industrial, Extended<br>industrial, and<br>Automotive Maximum | Unit |
|                                | 3.0                  | ±30        | ±40   | %    |
| Series OCT without calibration | 2.5                  | ±30        | ±40   | %    |
|                                | 1.8                  | ±40        | ±50   | %    |
|                                | 1.5                  | ±50        | ±50   | %    |
|                                | 1.2                  | ±50        | ±50   | %    |

OCT calibration is automatically performed at device power-up for OCT-enabled I/Os.

Table 1–9 lists the OCT calibration accuracy at device power-up.

|  |                       | Calibratio         |   |      |
|--|-----------------------|--------------------|---|------|
| Description  | V <sub>CCIO</sub> (V) | Commercial Maximum | Industrial, Extended<br>industrial, and<br>Automotive Maximum | Unit |
|  | 3.0                   | ±10                | ±10   | %    |
| Series OCT with<br>calibration at device<br>power-up | 2.5                   | ±10                | ±10   | %    |
|  | 1.8                   | ±10                | ±10   | %    |
|  | 1.5                   | ±10                | ±10   | %    |
|  | 1.2                   | ±10                | ±10   | %    |

Example 1–1 shows how to calculate the change of 50- $\Omega$  I/O impedance from 25°C at 3.0 V to 85°C at 3.15 V.

#### Example 1–1. Impedance Change

$$\begin{split} \Delta R_V &= (3.15-3) \times 1000 \times -0.026 = -3.83 \\ \Delta R_T &= (85-25) \times 0.262 = 15.72 \\ \text{Because } \Delta R_V \text{ is negative,} \\ MF_V &= 1 \ / \ (3.83/100 + 1) = 0.963 \\ \text{Because } \Delta R_T \text{ is positive,} \\ MF_T &= 15.72/100 + 1 = 1.157 \\ MF &= 0.963 \times 1.157 = 1.114 \\ R_{\text{final}} &= 50 \times 1.114 = 55.71 \ \Omega \end{split}$$

### **Pin Capacitance**

Table 1–11 lists the pin capacitance for Cyclone IV devices.

| Symbol              | Parameter  | Typical –<br>Quad Flat<br>Pack<br>(QFP) | Typical –<br>Quad Flat<br>No Leads<br>(QFN) | Typical –<br>Ball-Grid<br>Array<br>(BGA) | Unit |
|---------------------|--|---|---|--|------|
| C <sub>IOTB</sub>   | Input capacitance on top and bottom I/O pins   | 7                                       | 7   | 6  | pF   |
| C <sub>IOLR</sub>   | Input capacitance on right I/O pins  | 7                                       | 7   | 5  | pF   |
| $C_{LVDSLR}$        | Input capacitance on right I/O pins with dedicated LVDS output   | 8                                       | 8   | 7  | pF   |
| C <sub>VREFLR</sub> | Input capacitance on right dual-purpose ${\tt VREF}$ pin when used as $V_{\sf REF}$ or user I/O pin          | 21                                      | 21  | 21                                       | pF   |
| C <sub>VREFTB</sub> | Input capacitance on top and bottom dual-purpose ${\tt VREF}$ pin when used as $V_{\sf REF}$ or user I/O pin | 23 <i>(3)</i>                           | 23  | 23                                       | pF   |
| C <sub>CLKTB</sub>  | Input capacitance on top and bottom dedicated clock input pins   | 7                                       | 7   | 6  | pF   |
| C <sub>CLKLR</sub>  | Input capacitance on right dedicated clock input pins  | 6                                       | 6   | 5  | pF   |

Notes to Table 1-11:

(1) The pin capacitance applies to FBGA, UBGA, and MBGA packages.

(2) When you use the vref pin as a regular input or output, you can expect a reduced performance of toggle rate and  $t_{CO}$  because of higher pin capacitance.

(3)  $C_{\text{VREFTB}}$  for the EP4CE22 device is 30 pF.

| I/O                    | V <sub>CCIO</sub> (V) |     |       |  | V <sub>REF</sub> (V)  | V <sub>TT</sub> (V) <sup>(2)</sup>  |                            |                            |                            |
|------------------------|-----------------------|-----|-------|--|---|---|----------------------------|----------------------------|----------------------------|
| Standard               | Min                   | Тур | Max   | Min  | Тур   | Max   | Min                        | Тур                        | Max                        |
| SSTL-2<br>Class I, II  | 2.375                 | 2.5 | 2.625 | 1.19   | 1.25  | 1.31  | V <sub>REF</sub> –<br>0.04 | V <sub>REF</sub>           | V <sub>REF</sub> +<br>0.04 |
| SSTL-18<br>Class I, II | 1.7                   | 1.8 | 1.9   | 0.833  | 0.9   | 0.969   | V <sub>REF</sub> –<br>0.04 | V <sub>REF</sub>           | V <sub>REF</sub> + 0.04    |
| HSTL-18<br>Class I, II | 1.71                  | 1.8 | 1.89  | 0.85   | 0.9   | 0.95  | 0.85                       | 0.9                        | 0.95                       |
| HSTL-15<br>Class I, II | 1.425                 | 1.5 | 1.575 | 0.71   | 0.75  | 0.79  | 0.71                       | 0.75                       | 0.79                       |
| HSTL-12<br>Class I, II | 1.14                  | 1.2 | 1.26  | 0.48 x V <sub>CCI0</sub> (3)<br>0.47 x V <sub>CCI0</sub> (4) | $\begin{array}{c} 0.5 \mbox{ x } V_{\rm CC10} \ \ {}^{(3)} \\ 0.5 \mbox{ x } V_{\rm CC10} \ \ {}^{(4)} \end{array}$ | $\begin{array}{l} 0.52 \times V_{\rm CCI0} \ {}^{(3)} \\ 0.53 \times V_{\rm CCI0} \ {}^{(4)} \end{array}$ | _                          | 0.5 x<br>V <sub>CCIO</sub> | _                          |

#### Notes to Table 1–16:

(1) For an explanation of terms used in Table 1–16, refer to "Glossary" on page 1–37.

(2)  $\,\,V_{TT}$  of the transmitting device must track  $V_{REF}$  of the receiving device.

(3) Value shown refers to DC input reference voltage,  $V_{\text{REF(DC)}}.$ 

(4) Value shown refers to AC input reference voltage,  $V_{\text{REF(AC)}}$ .

| Table 1-17. | Single-Ended SSTL and HST | L I/O Standards Signal S | Specifications for C | yclone IV Devices |
|-------------|---------------------------|--------------------------|----------------------|-------------------|
|-------------|---------------------------|--------------------------|----------------------|-------------------|

| I/O                 | V <sub>IL(</sub> | <sub>(DC)</sub> (V)         | VIII                        | <sub>I(DC)</sub> (V)     | V <sub>IL(</sub> | <sub>AC)</sub> (V)         | VIH                        | <sub>(AC)</sub> (V)         | V <sub>OL</sub> (V)         | V <sub>oh</sub> (V)         | I <sub>OL</sub> | I <sub>oh</sub> |
|---------------------|------------------|-----------------------------|-----------------------------|--------------------------|------------------|----------------------------|----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------|-----------------|
| Standard            | Min              | Max                         | Min                         | Max                      | Min              | Max                        | Min                        | Max                         | Max                         | Min                         | (mĀ)            | (mÄ)            |
| SSTL-2<br>Class I   |                  | V <sub>REF</sub> –<br>0.18  | V <sub>REF</sub> + 0.18     | _                        |                  | V <sub>REF</sub> –<br>0.35 | V <sub>REF</sub> +<br>0.35 | —                           | V <sub>ττ</sub> –<br>0.57   | V <sub>TT</sub> +<br>0.57   | 8.1             | -8.1            |
| SSTL-2<br>Class II  | _                | V <sub>REF</sub> –<br>0.18  | V <sub>REF</sub> + 0.18     | —                        | _                | V <sub>REF</sub> –<br>0.35 | V <sub>REF</sub> + 0.35    | —                           | V <sub>TT</sub> –<br>0.76   | V <sub>TT</sub> +<br>0.76   | 16.4            | -16.4           |
| SSTL-18<br>Class I  | _                | V <sub>REF</sub> –<br>0.125 | V <sub>REF</sub> +<br>0.125 | —                        | _                | V <sub>REF</sub> –<br>0.25 | V <sub>REF</sub> + 0.25    | —                           | V <sub>TT</sub> –<br>0.475  | V <sub>TT</sub> +<br>0.475  | 6.7             | -6.7            |
| SSTL-18<br>Class II | _                | V <sub>REF</sub> –<br>0.125 | V <sub>REF</sub> +<br>0.125 | _                        | _                | V <sub>REF</sub> –<br>0.25 | V <sub>REF</sub> +<br>0.25 | —                           | 0.28                        | V <sub>CCI0</sub> –<br>0.28 | 13.4            | -13.4           |
| HSTL-18<br>Class I  | _                | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | —                        | _                | V <sub>REF</sub> –<br>0.2  | V <sub>REF</sub> + 0.2     | —                           | 0.4                         | V <sub>CCI0</sub> –<br>0.4  | 8               | -8              |
| HSTL-18<br>Class II | _                | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | —                        | _                | V <sub>REF</sub> –<br>0.2  | V <sub>REF</sub> + 0.2     | —                           | 0.4                         | V <sub>CCIO</sub> –<br>0.4  | 16              | -16             |
| HSTL-15<br>Class I  | _                | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | —                        | _                | V <sub>REF</sub> –<br>0.2  | V <sub>REF</sub> + 0.2     | —                           | 0.4                         | V <sub>CCIO</sub> –<br>0.4  | 8               | -8              |
| HSTL-15<br>Class II | _                | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | _                        | _                | V <sub>REF</sub> –<br>0.2  | V <sub>REF</sub> + 0.2     | _                           | 0.4                         | V <sub>CCI0</sub> –<br>0.4  | 16              | -16             |
| HSTL-12<br>Class I  | -0.15            | V <sub>REF</sub> -<br>0.08  | V <sub>REF</sub> +<br>0.08  | V <sub>CCI0</sub> + 0.15 | -0.24            | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> +<br>0.15 | V <sub>CCI0</sub> + 0.24    | 0.25 ×<br>V <sub>CCI0</sub> | 0.75 ×<br>V <sub>CCIO</sub> | 8               | -8              |
| HSTL-12<br>Class II | -0.15            | V <sub>REF</sub> –<br>0.08  | V <sub>REF</sub> +<br>0.08  | V <sub>CCI0</sub> + 0.15 | -0.24            | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> +<br>0.15 | V <sub>CCI0</sub> +<br>0.24 | 0.25 ×<br>V <sub>CCIO</sub> | 0.75 ×<br>V <sub>CCIO</sub> | 14              | -14             |

| 1/0 Ober devid                               |       | V <sub>CCIO</sub> (V) |       | V <sub>ID</sub> ( | (mV) |      | V <sub>ICM</sub> (V) <sup>(2)</sup>  |      |     | V <sub>0D</sub> (mV) <sup>(3)</sup> |     |       | V <sub>0S</sub> (V) <sup>(3)</sup> |       |  |
|--|-------|-----------------------|-------|-------------------|------|------|--|------|-----|-------------------------------------|-----|-------|------------------------------------|-------|--|
| I/O Standard                                 | Min   | Тур                   | Max   | Min               | Max  | Min  | Condition  | Max  | Min | Тур                                 | Max | Min   | Тур                                | Max   |  |
|  |       |                       |       |                   |      | 0.05 | $D_{MAX} \leq ~500~Mbps$   | 1.80 |     |                                     |     |       |                                    |       |  |
| LVDS<br>(Column<br>I/Os)                     | 2.375 | 2.5                   | 2.625 | 100               | _    | 0.55 | $\begin{array}{l} 500 \mbox{ Mbps} \leq D_{MAX} \\ \leq \mbox{ 700 } \mbox{ Mbps} \end{array}$ | 1.80 | 247 | _                                   | 600 | 1.125 | 1.25                               | 1.375 |  |
| ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,      |       |                       |       |                   |      | 1.05 | D <sub>MAX</sub> > 700 Mbps  | 1.55 |     |                                     |     |       |                                    |       |  |
| BLVDS (Row<br>I/Os) <sup>(4)</sup>           | 2.375 | 2.5                   | 2.625 | 100               | _    | _    | _  | _    | _   | _                                   | _   |       |                                    | _     |  |
| BLVDS<br>(Column<br>I/Os) <sup>(4)</sup>     | 2.375 | 2.5                   | 2.625 | 100               | _    | _    | _  | _    | _   |                                     | _   | _     | _                                  |       |  |
| mini-LVDS<br>(Row I/Os)<br>(5)               | 2.375 | 2.5                   | 2.625 | _                 | _    | _    | _  | _    | 300 | _                                   | 600 | 1.0   | 1.2                                | 1.4   |  |
| mini-LVDS<br>(Column<br>I/Os) <sup>(5)</sup> | 2.375 | 2.5                   | 2.625 | _                 | _    |      | _  | _    | 300 | _                                   | 600 | 1.0   | 1.2                                | 1.4   |  |
| RSDS® (Row<br>I/Os) <sup>(5)</sup>           | 2.375 | 2.5                   | 2.625 | _                 | _    | _    | _  | _    | 100 | 200                                 | 600 | 0.5   | 1.2                                | 1.5   |  |
| RSDS<br>(Column<br>I/Os) <sup>(5)</sup>      | 2.375 | 2.5                   | 2.625 | _                 | _    | _    | _  | _    | 100 | 200                                 | 600 | 0.5   | 1.2                                | 1.5   |  |
| PPDS (Row<br>I/Os) <i>(</i> 5)               | 2.375 | 2.5                   | 2.625 | —                 | _    |      | —  |      | 100 | 200                                 | 600 | 0.5   | 1.2                                | 1.4   |  |
| PPDS<br>(Column<br>I/Os) <sup>(5)</sup>      | 2.375 | 2.5                   | 2.625 |                   |      |      | _  |      | 100 | 200                                 | 600 | 0.5   | 1.2                                | 1.4   |  |

| Table 1-20. | Differential I/O Standard S | pecifications for C | yclone IV Devices <sup>(1)</sup> | (Part 2 of 2) |
|-------------|-----------------------------|---------------------|----------------------------------|---------------|
|-------------|-----------------------------|---------------------|----------------------------------|---------------|

#### Notes to Table 1-20:

(1) For an explanation of terms used in Table 1–20, refer to "Glossary" on page 1–37.

(2)  $~V_{IN}$  range: 0 V  $\leq V_{IN} \leq$  1.85 V.

 $(3) \quad R_L \text{ range: } 90 \leq \ R_L \leq \ 110 \ \Omega \, .$ 

(4) There are no fixed  $V_{\rm IN},\,V_{\rm OD},\,\text{and}\,\,V_{\rm OS}$  specifications for BLVDS. They depend on the system topology.

(5) The Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins.

(6) The LVPECL I/O standard is only supported on dedicated clock input pins. This I/O standard is not supported for output pins.

# **Power Consumption**

Use the following methods to estimate power for a design:

- the Excel-based EPE
- the Quartus<sup>®</sup> II PowerPlay power analyzer feature

The interactive Excel-based EPE is used prior to designing the device to get a magnitude estimate of the device power. The Quartus II PowerPlay power analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay power analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, combined with detailed circuit models, can yield very accurate power estimates.

**To** For more information about power estimation tools, refer to the *Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

# **Switching Characteristics**

This section provides performance characteristics of Cyclone IV core and periphery blocks for commercial grade devices.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The upper-right hand corner of these tables show the designation as "Preliminary".
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

# **Transceiver Performance Specifications**

Table 1–21 lists the Cyclone IV GX transceiver specifications.

#### Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 1 of 4)

| Symbol/   | 0 and 111 and  |                            | C6           |           |                            | C7, I7        |            |                            | <b>C</b> 8   |          |        |
|---|--|----------------------------|--------------|-----------|----------------------------|---------------|------------|----------------------------|--------------|----------|--------|
| Description   | Conditions   | Min                        | Тур          | Max       | Min                        | Тур           | Max        | Min                        | Тур          | Max      | Unit   |
| Reference Clock   |  |                            |              |           |                            | -             |            | <u>.</u>                   |              | <u>.</u> | -      |
| Supported I/O<br>Standards                                |  | 1.2 V F                    | PCML, 1.5    | V PCML, 3 | .3 V PCN                   | 1L, Differe   | ntial LVPE | CL, LVD                    | S, HCSL      |          |        |
| Input frequency<br>from REFCLK input<br>pins              | _  | 50                         | _            | 156.25    | 50                         | _             | 156.25     | 50                         | _            | 156.25   | MHz    |
| Spread-spectrum<br>modulating clock<br>frequency          | Physical interface<br>for PCI Express<br>(PIPE) mode | 30                         | _            | 33        | 30                         | _             | 33         | 30                         | _            | 33       | kHz    |
| Spread-spectrum<br>downspread                             | PIPE mode  | _                          | 0 to<br>0.5% | _         | _                          | 0 to<br>-0.5% | _          | _                          | 0 to<br>0.5% | _        | _      |
| Peak-to-peak<br>differential input<br>voltage             | _  | 0.1                        | _            | 1.6       | 0.1                        | _             | 1.6        | 0.1                        | _            | 1.6      | V      |
| $V_{\text{ICM}}$ (AC coupled)                             | —  |                            | 1100 ± 5     | %         |                            | 1100 ± 59     | %          |                            | 1100 ± 5     | %        | mV     |
| $V_{\text{ICM}}$ (DC coupled)                             | HCSL I/O<br>standard for PCIe<br>reference clock     | 250                        | _            | 550       | 250                        | _             | 550        | 250                        | _            | 550      | mV     |
| Transmitter REFCLK<br>Phase Noise <sup>(1)</sup>          | Frequency offset                                     |                            | _            | -123      | _                          | _             | -123       | _                          | _            | -123     | dBc/Hz |
| Transmitter REFCLK<br>Total Jitter <sup>(1)</sup>         | = 1 MHz – 8 MHZ                                      |                            | _            | 42.3      | _                          | _             | 42.3       | _                          | _            | 42.3     | ps     |
| R <sub>ref</sub>  |  |                            | 2000<br>± 1% |           | _                          | 2000<br>± 1%  | _          | _                          | 2000<br>± 1% | _        | Ω      |
| Transceiver Clock   |  |                            |              |           |                            |               |            |                            |              |          |        |
| cal_blk_clk clock<br>frequency                            | _  | 10                         | _            | 125       | 10                         | _             | 125        | 10                         | _            | 125      | MHz    |
| fixedclk clock<br>frequency                               | PCIe Receiver<br>Detect                              | _                          | 125          | _         | _                          | 125           | _          | _                          | 125          | —        | MHz    |
| reconfig_clk<br>clock frequency                           | Dynamic<br>reconfiguration<br>clock frequency        | 2.5/<br>37.5<br><i>(2)</i> | _            | 50        | 2.5/<br>37.5<br><i>(2)</i> | _             | 50         | 2.5/<br>37.5<br><i>(2)</i> | _            | 50       | MHz    |
| Delta time between<br>reconfig_clk                        | _  | _                          | _            | 2         | _                          | _             | 2          | _                          | _            | 2        | ms     |
| Transceiver block<br>minimum<br>power-down pulse<br>width | _  | _                          | 1            |           | _                          | 1             | _          | _                          | 1            | —        | μs     |

| Symbol/   | 0  |     | <b>C6</b> |       |     | C7, I7   |       | C8  |     |       |                                       |
|---|--|-----|-----------|-------|-----|----------|-------|-----|-----|-------|---------------------------------------|
| Description   | Conditions   | Min | Тур       | Max   | Min | Тур      | Max   | Min | Тур | Max   | Unit                                  |
| Signal detect/loss<br>threshold   | PIPE mode  | 65  | _         | 175   | 65  | _        | 175   | 65  | _   | 175   | mV                                    |
| t <sub>LTR</sub> (10)   | _  |     |           | 75    |     |          | 75    |     |     | 75    | μs                                    |
| t <sub>LTR-LTD_Manual</sub> (11)  | —  | 15  | _         | _     | 15  | —        | —     | 15  | _   | —     | μs                                    |
| t <sub>LTD</sub> (12)   | —  | 0   | 100       | 4000  | 0   | 100      | 4000  | 0   | 100 | 4000  | ns                                    |
| t <sub>LTD_Manual</sub> (13)  | —  |     |           | 4000  | —   | —        | 4000  |     |     | 4000  | ns                                    |
| t <sub>LTD_Auto</sub> (14)  |  | _   |           | 4000  | _   | _        | 4000  | _   |     | 4000  | ns                                    |
| Receiver buffer and<br>CDR offset<br>cancellation time<br>(per channel) | _  |     |           | 17000 | _   | _        | 17000 |     | _   | 17000 | recon<br>fig_c<br>lk<br><b>cycles</b> |
|   | DC Gain Setting =<br>0                                       | _   | 0         |       | _   | 0        | _     | _   | 0   | _     | dB                                    |
| Programmable DC<br>gain   | DC Gain Setting =<br>1                                       | _   | 3         | _     | _   | 3        | _     |     | 3   | _     | dB                                    |
|   | DC Gain Setting =<br>2                                       | _   | 6         | _     | _   | 6        | _     |     | 6   | _     | dB                                    |
| Transmitter   |  |     |           |       |     |          |       |     |     |       |                                       |
| Supported I/O<br>Standards  | 1.5 V PCML   |     |           |       |     |          |       |     |     |       |                                       |
| Data rate (F324 and smaller package)                                    | _  | 600 | _         | 2500  | 600 | _        | 2500  | 600 | _   | 2500  | Mbps                                  |
| Data rate (F484 and larger package)                                     | _  | 600 | _         | 3125  | 600 | _        | 3125  | 600 | _   | 2500  | Mbps                                  |
| V <sub>OCM</sub>  | 0.65 V setting   |     | 650       | —     | —   | 650      | —     | _   | 650 | —     | mV                                    |
| Differential on-chip  | 100– $\Omega$ setting  |     | 100       |       | —   | 100      | —     | _   | 100 | —     | Ω                                     |
| termination resistors   | 150– $\Omega$ setting  |     | 150       | _     | —   | 150      | —     |     | 150 | —     | Ω                                     |
| Differential and<br>common mode<br>return loss                          | PIPE, CPRI LV,<br>Serial Rapid I/O<br>SR, SDI, XAUI,<br>SATA |     |           |       | ·   | Complian | t     |     |     |       | _                                     |
| Rise time   |  | 50  |           | 200   | 50  |          | 200   | 50  |     | 200   | ps                                    |
| Fall time   | —  | 50  |           | 200   | 50  | —        | 200   | 50  | _   | 200   | ps                                    |
| Intra-differential pair<br>skew   | —  | _   | _         | 15    | -   | -        | 15    | _   | _   | 15    | ps                                    |
| Intra-transceiver<br>block skew   | —  |     | _         | 120   | -   | _        | 120   | _   | _   | 120   | ps                                    |

#### Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 3 of 4)

Table 1–23 lists the Cyclone IV GX transceiver block AC specifications.

| Symbol/   | 0                     |        | C6    |          |       | C7, 17 | 7        | C8    |       |          | 11 14 |
|---|-----------------------|--------|-------|----------|-------|--------|----------|-------|-------|----------|-------|
| Description   | Conditions            | Min    | Тур   | Max      | Min   | Тур    | Max      | Min   | Тур   | Max      | Unit  |
| PCIe Transmit Jitter Gene   | ration <sup>(3)</sup> | -      |       | <u>.</u> | -     |        | <u>.</u> |       |       | <u>.</u> |       |
| Total jitter at 2.5 Gbps<br>(Gen1)                                      | Compliance pattern    | _      | _     | 0.25     | _     | _      | 0.25     | _     | _     | 0.25     | UI    |
| PCIe Receiver Jitter Toler  | ance <sup>(3)</sup>   | •      |       |          |       |        |          | •     | •     |          | •     |
| Total jitter at 2.5 Gbps<br>(Gen1)                                      | Compliance pattern    |        | > 0.6 | 6        |       | > 0.6  | ;        |       | > 0.6 | ;        | UI    |
| GIGE Transmit Jitter Gene   | ration <sup>(4)</sup> | •      |       |          |       |        |          | •     |       |          | •     |
| Deterministic jitter  | Pattern = CRPAT       |        |       | 0.14     |       |        | 0.14     |       |       | 0.14     | UI    |
| (peak-to-peak)  | Falleni = UNFAI       |        |       | 0.14     |       | _      | 0.14     | _     | _     | 0.14     | 01    |
| Total jitter (peak-to-peak)   | Pattern = CRPAT       | —      |       | 0.279    | _     |        | 0.279    |       |       | 0.279    | UI    |
| GIGE Receiver Jitter Toler  | ance <sup>(4)</sup>   |        |       |          |       |        |          |       |       |          |       |
| Deterministic jitter<br>tolerance (peak-to-peak)                        | Pattern = CJPAT       | > 0.4  |       |          | > 0.4 |        |          | > 0.4 |       |          | UI    |
| Combined deterministic<br>and random jitter<br>tolerance (peak-to-peak) | Pattern = CJPAT       | > 0.66 |       | > 0.66   |       |        | > 0.66   |       |       | UI       |       |

#### Table 1–23. Transceiver Block AC Specification for Cyclone IV GX Devices (1), (2)

Notes to Table 1-23:

(1) Dedicated refclk pins were used to drive the input reference clocks.

(2) The jitter numbers specified are valid for the stated conditions only.

(3) The jitter numbers for PIPE are compliant to the PCIe Base Specification 2.0.

(4) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.

# **Core Performance Specifications**

The following sections describe the clock tree specifications, PLLs, embedded multiplier, memory block, and configuration specifications for Cyclone IV Devices.

### **Clock Tree Specifications**

Table 1–24 lists the clock tree specifications for Cyclone IV devices.

 Table 1–24. Clock Tree Performance for Cyclone IV Devices (Part 1 of 2)

| Device  | Performance |       |     |                    |                    |       |                    |     |      |  |  |
|---------|-------------|-------|-----|--------------------|--------------------|-------|--------------------|-----|------|--|--|
| Device  | C6          | C7    | C8  | C8L <sup>(1)</sup> | C9L <sup>(1)</sup> | 17    | 18L <sup>(1)</sup> | A7  | Unit |  |  |
| EP4CE6  | 500         | 437.5 | 402 | 362                | 265                | 437.5 | 362                | 402 | MHz  |  |  |
| EP4CE10 | 500         | 437.5 | 402 | 362                | 265                | 437.5 | 362                | 402 | MHz  |  |  |
| EP4CE15 | 500         | 437.5 | 402 | 362                | 265                | 437.5 | 362                | 402 | MHz  |  |  |
| EP4CE22 | 500         | 437.5 | 402 | 362                | 265                | 437.5 | 362                | 402 | MHz  |  |  |
| EP4CE30 | 500         | 437.5 | 402 | 362                | 265                | 437.5 | 362                | 402 | MHz  |  |  |
| EP4CE40 | 500         | 437.5 | 402 | 362                | 265                | 437.5 | 362                | 402 | MHz  |  |  |

| Device    |     | Performance |     |                    |                           |       |                |    |        |  |  |  |  |
|-----------|-----|-------------|-----|--------------------|---------------------------|-------|----------------|----|--------|--|--|--|--|
| Device    | C6  | C7          | C8  | C8L <sup>(1)</sup> | <b>C9L</b> <sup>(1)</sup> | 17    | <b>18L</b> (1) | A7 | – Unit |  |  |  |  |
| EP4CE55   | 500 | 437.5       | 402 | 362                | 265                       | 437.5 | 362            | —  | MHz    |  |  |  |  |
| EP4CE75   | 500 | 437.5       | 402 | 362                | 265                       | 437.5 | 362            | —  | MHz    |  |  |  |  |
| EP4CE115  | _   | 437.5       | 402 | 362                | 265                       | 437.5 | 362            | —  | MHz    |  |  |  |  |
| EP4CGX15  | 500 | 437.5       | 402 | —                  | —                         | 437.5 | —              | —  | MHz    |  |  |  |  |
| EP4CGX22  | 500 | 437.5       | 402 | _                  | —                         | 437.5 | _              |    | MHz    |  |  |  |  |
| EP4CGX30  | 500 | 437.5       | 402 | —                  | —                         | 437.5 | —              | —  | MHz    |  |  |  |  |
| EP4CGX50  | 500 | 437.5       | 402 | —                  | —                         | 437.5 | —              | —  | MHz    |  |  |  |  |
| EP4CGX75  | 500 | 437.5       | 402 | _                  | —                         | 437.5 | _              |    | MHz    |  |  |  |  |
| EP4CGX110 | 500 | 437.5       | 402 | —                  | —                         | 437.5 | —              | —  | MHz    |  |  |  |  |
| EP4CGX150 | 500 | 437.5       | 402 |                    |                           | 437.5 |                |    | MHz    |  |  |  |  |

Table 1–24. Clock Tree Performance for Cyclone IV Devices (Part 2 of 2)

#### Note to Table 1-24:

(1) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades.

### **PLL Specifications**

Table 1–25 lists the PLL specifications for Cyclone IV devices when operating in the commercial junction temperature range (0°C to 85°C), the industrial junction temperature range (–40°C to 100°C), the extended industrial junction temperature range (–40°C to 125°C), and the automotive junction temperature range (–40°C to 125°C). For more information about the PLL block, refer to "Glossary" on page 1–37.

 Table 1–25. PLL Specifications for Cyclone IV Devices <sup>(1), (2)</sup> (Part 1 of 2)

| Symbol   | Parameter  | Min   | Тур | Max   | Unit |
|--|--|---|-----|-------|------|
|  | Input clock frequency (-6, -7, -8 speed grades)                    | 5   | _   | 472.5 | MHz  |
| f <sub>IN</sub> (3)  | Input clock frequency (–8L speed grade)                            | 5   |     | 362   | MHz  |
|  | Input clock frequency (–9L speed grade)                            | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | MHz |       |      |
| f <sub>INPFD</sub>   | PFD input frequency  | 5   |     | 325   | MHz  |
| f <sub>VCO</sub> (4)   | PLL internal VCO operating range                                   | 600   |     | 1300  | MHz  |
| f <sub>INDUTY</sub>  | Input clock duty cycle   | 40  |     | 60    | %    |
| injitter_CCJ <b>(5)</b>  | Input clock cycle-to-cycle jitter<br>$F_{REF} \ge 100 \text{ MHz}$ | _   |     | 0.15  | UI   |
|  | F <sub>REF</sub> < 100 MHz   | —   | _   | ±750  | ps   |
| f <sub>OUT_EXT</sub> (external clock<br>output) <sup>(3)</sup>   | PLL output frequency   | _   | _   | 472.5 | MHz  |
|  | PLL output frequency (-6 speed grade)                              | —   |     | 472.5 | MHz  |
|  | PLL output frequency (-7 speed grade)                              |   | _   | 450   | MHz  |
| NDUTY<br>NJITTER_CCJ <i>(5)</i><br>DUT_EXT (external clock<br>utput) <i>(3)</i><br>DUT (to global clock)                 | PLL output frequency (-8 speed grade)                              | —   |     | 402.5 | MHz  |
|  | PLL output frequency (-8L speed grade)                             | —   |     | 362   | MHz  |
| NPFD<br>ICO (4)<br>NDUTY<br>NJITTER_CCJ (5)<br>DUT_EXT (external clock<br>utput) (3)<br>DUT_(to global clock)<br>DUTDUTY | PLL output frequency (-9L speed grade)                             | —   |     | 265   | MHz  |
| toutduty   | Duty cycle for external clock output (when set to 50%)             | 45  | 50  | 55    | %    |
| t <sub>LOCK</sub>  | Time required to lock from end of device configuration             | _   | _   | 1     | ms   |

| Symbol                                    | Parameter  | Min | Тур     | Max  | Unit              |
|---|--|-----|---------|------|-------------------|
| t <sub>dlock</sub>                        | Time required to lock dynamically (after switchover,<br>reconfiguring any non-post-scale counters/delays or<br>areset is deasserted) | _   | _       | 1    | ms                |
| t <sub>outjitter_period_dedclk</sub> (6)  | Dedicated clock output period jitter $F_{OUT} \ge 100 \text{ MHz}$   | _   | _       | 300  | ps                |
|   | F <sub>OUT</sub> < 100 MHz   | _   | —       | 30   | mUI               |
| t <sub>outjitter_ccj_dedclk</sub> (6)     | Dedicated clock output cycle-to-cycle jitter $F_{OUT} \ge 100 \text{ MHz}$   | _   | _       | 300  | ps                |
|   | F <sub>OUT</sub> < 100 MHz   | _   | _       | 30   | mUI               |
| t <sub>outjitter_period_10</sub> (6)      | Regular I/O period jitter $F_{OUT} \ge 100 \text{ MHz}$  | _   | _       | 650  | ps                |
|   | F <sub>OUT</sub> < 100 MHz   | —   | _       | 75   | mUI               |
| t <sub>outjitter_ccj_io</sub> <i>(6)</i>  | Regular I/O cycle-to-cycle jitter $F_{OUT} \ge 100 \text{ MHz}$  | _   | _       | 650  | ps                |
|   | F <sub>OUT</sub> < 100 MHz   | —   | _       | 75   | mUI               |
| t <sub>PLL_PSERR</sub>                    | Accuracy of PLL phase shift  | —   | _       | ±50  | ps                |
| t <sub>ARESET</sub>                       | Minimum pulse width on areset signal.  | 10  | _       |      | ns                |
| t <sub>CONFIGPLL</sub>                    | Time required to reconfigure scan chains for PLLs  | _   | 3.5 (7) |      | SCANCLK<br>cycles |
| f <sub>scanclk</sub>                      | scanclk frequency  | —   | —       | 100  | MHz               |
| t <sub>casc_outjitter_period_dedclk</sub> | Period jitter for dedicated clock output in cascaded PLLs ( $F_{OUT} \ge 100 \text{ MHz}$ )  | _   | _       | 425  | ps                |
| (8), (9)                                  | Period jitter for dedicated clock output in cascaded PLLs ( $F_{OUT} < 100 \text{ MHz}$ )  | _   |         | 42.5 | mUI               |

| Table 1-25. | PLL Specifications | s for Cyclone IV Devices <sup>(1),</sup> | <sup>(2)</sup> (Part 2 of 2) |
|-------------|--------------------|--|------------------------------|
|-------------|--------------------|--|------------------------------|

#### Notes to Table 1-25:

- (1) This table is applicable for general purpose PLLs and multipurpose PLLs.
- (2) You must connect  $V_{\text{CCD\_PLL}}$  to  $V_{\text{CCINT}}$  through the decoupling capacitor and ferrite bead.
- (3) This parameter is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (4) The V<sub>C0</sub> frequency reported by the Quartus II software in the PLL Summary section of the compilation report takes into consideration the V<sub>C0</sub> post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f<sub>VC0</sub> specification.
- (5) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less than 200 ps.
- (6) Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL when an input jitter of 30 ps is applied.
- (7) With 100-MHz scanclk frequency.

(8) The cascaded PLLs specification is applicable only with the following conditions:

- $\blacksquare \quad Upstream \ PLL {----}0.59 \ MHz \leq Upstream \ PLL \ bandwidth < 1 \ MHz$
- Downstream PLL—Downstream PLL bandwidth > 2 MHz
- (9) PLL cascading is not supported for transceiver applications.

- **\*** For more information about the supported maximum clock rate, device and pin planning, IP implementation, and device termination, refer to *Section III: System Performance Specifications* of the *External Memory Interfaces Handbook*.
- Actual achievable frequency depends on design- and system-specific factors. Perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

# **High-Speed I/O Specifications**

Table 1–31 through Table 1–36 list the high-speed I/O timing for Cyclone IV devices. For definitions of high-speed timing specifications, refer to "Glossary" on page 1–37.

Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4) (Part 1 of 2)

| 0 milest   |  |     | C6  |     |     | C7, I | 7     |     | C8, A7 |       |     | C8L, I8L |       |     | C9L |       |      |
|--|--|-----|-----|-----|-----|-------|-------|-----|--------|-------|-----|----------|-------|-----|-----|-------|------|
| Symbol   | Modes                                    | Min | Тур | Max | Min | Тур   | Max   | Min | Тур    | Max   | Min | Тур      | Max   | Min | Тур | Max   | Unit |
|  | ×10                                      | 5   |     | 180 | 5   |       | 155.5 | 5   |        | 155.5 | 5   |          | 155.5 | 5   | —   | 132.5 | MHz  |
|  | ×8                                       | 5   |     | 180 | 5   |       | 155.5 | 5   |        | 155.5 | 5   |          | 155.5 | 5   |     | 132.5 | MHz  |
| f <sub>HSCLK</sub><br>(input clock                   | ×7                                       | 5   | _   | 180 | 5   | _     | 155.5 | 5   | _      | 155.5 | 5   | _        | 155.5 | 5   | _   | 132.5 | MHz  |
| (input clock frequency)                              | ×4                                       | 5   | _   | 180 | 5   | _     | 155.5 | 5   | _      | 155.5 | 5   | _        | 155.5 | 5   | _   | 132.5 | MHz  |
| 1 37   | ×2                                       | 5   |     | 180 | 5   |       | 155.5 | 5   |        | 155.5 | 5   |          | 155.5 | 5   |     | 132.5 | MHz  |
|  | ×1                                       | 5   | _   | 360 | 5   |       | 311   | 5   | _      | 311   | 5   | _        | 311   | 5   |     | 265   | MHz  |
|  | ×10                                      | 100 | _   | 360 | 100 |       | 311   | 100 | _      | 311   | 100 | _        | 311   | 100 | _   | 265   | Mbps |
|  | ×8                                       | 80  |     | 360 | 80  |       | 311   | 80  |        | 311   | 80  |          | 311   | 80  | —   | 265   | Mbps |
| Device<br>operation in                               | ×7                                       | 70  |     | 360 | 70  | —     | 311   | 70  |        | 311   | 70  |          | 311   | 70  | —   | 265   | Mbps |
| Mbps   | ×4                                       | 40  |     | 360 | 40  | —     | 311   | 40  |        | 311   | 40  |          | 311   | 40  | —   | 265   | Mbps |
|  | ×2                                       | 20  | _   | 360 | 20  |       | 311   | 20  | _      | 311   | 20  | _        | 311   | 20  | —   | 265   | Mbps |
|  | ×1                                       | 10  |     | 360 | 10  | —     | 311   | 10  |        | 311   | 10  |          | 311   | 10  | —   | 265   | Mbps |
| t <sub>DUTY</sub>                                    | —  | 45  |     | 55  | 45  |       | 55    | 45  |        | 55    | 45  |          | 55    | 45  |     | 55    | %    |
| Transmitter<br>channel-to-<br>channel skew<br>(TCCS) | _  | _   |     | 200 | _   | _     | 200   | _   | _      | 200   | _   |          | 200   | _   | _   | 200   | ps   |
| Output jitter<br>(peak to peak)                      | —  | _   | _   | 500 | _   | _     | 500   | _   | _      | 550   | _   | _        | 600   | _   | _   | 700   | ps   |
| t <sub>RISE</sub>                                    | 20 - 80%,<br>C <sub>LOAD</sub> =<br>5 pF | _   | 500 | _   | _   | 500   | _     | _   | 500    | _     | _   | 500      |       | _   | 500 |       | ps   |
| t <sub>FALL</sub>                                    | 20 – 80%,<br>C <sub>LOAD</sub> =<br>5 pF | _   | 500 | _   | _   | 500   | _     | _   | 500    | _     | _   | 500      | _     | _   | 500 |       | ps   |

• For more information about the supported maximum clock rate, device and pin planning, IP implementation, and device termination, refer to *Section III: System Performance Specifications* of the *External Memory Interface Handbook*.

Table 1–37 lists the memory output clock jitter specifications for Cyclone IV devices.

Table 1–37. Memory Output Clock Jitter Specifications for Cyclone IV Devices (1), (2)

| Parameter                    | Symbol                 | Min  | Max | Unit |
|------------------------------|------------------------|------|-----|------|
| Clock period jitter          | t <sub>JIT(per)</sub>  | -125 | 125 | ps   |
| Cycle-to-cycle period jitter | t <sub>JIT(cc)</sub>   | -200 | 200 | ps   |
| Duty cycle jitter            | t <sub>JIT(duty)</sub> | -150 | 150 | ps   |

#### Notes to Table 1-37:

(1) Memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2 standard.

(2) The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL output routed on a global clock (GCLK) network.

### **Duty Cycle Distortion Specifications**

Table 1–38 lists the worst case duty cycle distortion for Cyclone IV devices.

Table 1–38. Duty Cycle Distortion on Cyclone IV Devices I/O Pins (1), (2), (3)

| Symbol            | C   | 6   | C7  | , 17 | C8, I8 | BL, A7 | C   | Unit |       |
|-------------------|-----|-----|-----|------|--------|--------|-----|------|-------|
|                   | Min | Max | Min | Max  | Min    | Max    | Min | Max  | UIIIL |
| Output Duty Cycle | 45  | 55  | 45  | 55   | 45     | 55     | 45  | 55   | %     |

Notes to Table 1-38:

(1) The duty cycle distortion specification applies to clock outputs from the PLLs, global clock tree, and IOE driving the dedicated and general purpose I/O pins.

(2) Cyclone IV devices meet the specified duty cycle distortion at the maximum output toggle rate for each combination of I/O standard and current strength.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

### **OCT Calibration Timing Specification**

Table 1–39 lists the duration of calibration for series OCT with calibration at device power-up for Cyclone IV devices.

# Table 1–39. Timing Specification for Series OCT with Calibration at Device Power-Up for Cyclone IV Devices $^{(1)}$

| Symbol              | Description   | Maximum | Units |  |
|---------------------|---|---------|-------|--|
| t <sub>octcal</sub> | Duration of series OCT with<br>calibration at device power-up | 20      | μs    |  |

#### Note to Table 1-39:

(1) OCT calibration takes place after device configuration and before entering user mode.

Table 1–42 and Table 1–43 list the IOE programmable delay for Cyclone IV E 1.2 V core voltage devices.

|   |                                   | Number  |               |             |       |       | Max   | Offset |         |       |       |      |
|---|-----------------------------------|---------|---------------|-------------|-------|-------|-------|--------|---------|-------|-------|------|
| Parameter   | Paths<br>Affected                 | of      | Min<br>Offset | East Lorner |       |       |       | SI     | ow Corn | er    |       | Unit |
|   |                                   | Setting |               | C6          | 17    | A7    | C6    | C7     | C8      | 17    | A7    |      |
| Input delay from pin to internal cells                                | Pad to I/O<br>dataout to<br>core  | 7       | 0             | 1.314       | 1.211 | 1.211 | 2.177 | 2.340  | 2.433   | 2.388 | 2.508 | ns   |
| Input delay from pin to input register                                | Pad to I/O<br>input register      | 8       | 0             | 1.307       | 1.203 | 1.203 | 2.19  | 2.387  | 2.540   | 2.430 | 2.545 | ns   |
| Delay from output<br>register to output pin                           | I/O output<br>register to<br>pad  | 2       | 0             | 0.437       | 0.402 | 0.402 | 0.747 | 0.820  | 0.880   | 0.834 | 0.873 | ns   |
| Input delay from<br>dual-purpose clock pin<br>to fan-out destinations | Pad to global<br>clock<br>network | 12      | 0             | 0.693       | 0.665 | 0.665 | 1.200 | 1.379  | 1.532   | 1.393 | 1.441 | ns   |

Notes to Table 1-42:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

|   |                                   | Number  |               |             |       |       | Max   | Offset |         |       |       |      |
|---|-----------------------------------|---------|---------------|-------------|-------|-------|-------|--------|---------|-------|-------|------|
| Parameter   | Paths<br>Affected                 | of      | Min<br>Offset | Fact Lorner |       |       |       | SI     | ow Corn | er    |       | Unit |
|   |                                   | Setting |               | C6          | 17    | A7    | C6    | C7     | C8      | 17    | A7    |      |
| Input delay from pin to internal cells                                | Pad to I/O<br>dataout to<br>core  | 7       | 0             | 1.314       | 1.209 | 1.209 | 2.201 | 2.386  | 2.510   | 2.429 | 2.548 | ns   |
| Input delay from pin to input register                                | Pad to I/O<br>input register      | 8       | 0             | 1.312       | 1.207 | 1.207 | 2.202 | 2.402  | 2.558   | 2.447 | 2.557 | ns   |
| Delay from output<br>register to output pin                           | I/O output<br>register to<br>pad  | 2       | 0             | 0.458       | 0.419 | 0.419 | 0.783 | 0.861  | 0.924   | 0.875 | 0.915 | ns   |
| Input delay from<br>dual-purpose clock pin<br>to fan-out destinations | Pad to global<br>clock<br>network | 12      | 0             | 0.686       | 0.657 | 0.657 | 1.185 | 1.360  | 1.506   | 1.376 | 1.422 | ns   |

Table 1–43. IOE Programmable Delay on Row Pins for Cyclone IV E 1.2 V Core Voltage Devices (1), (2)

#### Notes to Table 1-43:

(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

Table 1–44 and Table 1–45 list the IOE programmable delay for Cyclone IV GX devices.

| Parameter   |                                   | Number         | hor | Max Offset |       |               |        |        |       |        |        |  |
|---|-----------------------------------|----------------|-----|------------|-------|---------------|--------|--------|-------|--------|--------|--|
|   | Paths<br>Affected                 | of<br>Settings | of  | of         | of    | Min<br>Offset | Fast ( | Corner |       | Slow ( | Corner |  |
|   |                                   |                |     | C6         | 17    | C6            | C7     | C8     | 17    |        |        |  |
| Input delay from pin to internal cells                                | Pad to I/O<br>dataout to<br>core  | 7              | 0   | 1.313      | 1.209 | 2.184         | 2.336  | 2.451  | 2.387 | ns     |        |  |
| Input delay from pin to input register                                | Pad to I/O<br>input register      | 8              | 0   | 1.312      | 1.208 | 2.200         | 2.399  | 2.554  | 2.446 | ns     |        |  |
| Delay from output<br>register to output pin                           | I/O output<br>register to<br>pad  | 2              | 0   | 0.438      | 0.404 | 0.751         | 0.825  | 0.886  | 0.839 | ns     |        |  |
| Input delay from<br>dual-purpose clock pin<br>to fan-out destinations | Pad to global<br>clock<br>network | 12             | 0   | 0.713      | 0.682 | 1.228         | 1.41   | 1.566  | 1.424 | ns     |        |  |

Notes to Table 1-44:

(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

| Parameter Paths   |                                  | Number<br>of<br>Settings | Min<br>Offset | Max Offset  |       |             |            |       |       |      |
|---|----------------------------------|--------------------------|---------------|-------------|-------|-------------|------------|-------|-------|------|
|   | Paths<br>Affected                |                          |               | Fast Corner |       | Slow Corner |            |       |       | Unit |
|   |                                  |                          |               | C6          | 17    | C6          | <b>C</b> 7 | C8    | 17    |      |
| Input delay from pin to internal cells                                | Pad to I/O<br>dataout to<br>core | 7                        | 0             | 1.314       | 1.210 | 2.209       | 2.398      | 2.526 | 2.443 | ns   |
| Input delay from pin to input register                                | Pad to I/O<br>input register     | 8                        | 0             | 1.313       | 1.208 | 2.205       | 2.406      | 2.563 | 2.450 | ns   |
| Delay from output<br>register to output pin                           | I/O output<br>register to<br>pad | 2                        | 0             | 0.461       | 0.421 | 0.789       | 0.869      | 0.933 | 0.884 | ns   |
| Input delay from<br>dual-purpose clock pin<br>to fan-out destinations | Pad to global<br>clock network   | 12                       | 0             | 0.712       | 0.682 | 1.225       | 1.407      | 1.562 | 1.421 | ns   |

Table 1–45. IOE Programmable Delay on Row Pins for Cyclone IV GX Devices (1), (2)

#### Notes to Table 1-45:

(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software

# I/O Timing

Use the following methods to determine I/O timing:

- the Excel-based I/O Timing
- the Quartus II timing analyzer

The Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get a timing budget estimation as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.

The Excel-based I/O Timing spreadsheet is downloadable from Cyclone IV Devices Literature website.

# Glossary

Table 1–46 lists the glossary for this chapter.

| Letter | Term  | Definitions   |  |  |  |  |  |
|--------|---|---|--|--|--|--|--|
| Α      | —   | —   |  |  |  |  |  |
| В      | —   | —   |  |  |  |  |  |
| C      | —   | _   |  |  |  |  |  |
| D      | —   | —   |  |  |  |  |  |
| E      | —   | —   |  |  |  |  |  |
| F      | f <sub>HSCLK</sub>  | High-speed I/O block: High-speed receiver/transmitter input and output clock frequency. |  |  |  |  |  |
| G      | GCLK  | Input pin directly to Global Clock network.   |  |  |  |  |  |
| u      | GCLK PLL  | Input pin to Global Clock network through the PLL.                                      |  |  |  |  |  |
| Н      | HSIODR  | High-speed I/O block: Maximum/minimum LVDS data transfer rate (HSIODR = 1/TUI).         |  |  |  |  |  |
| I      | Input Waveforms<br>for the SSTL<br>Differential I/O<br>Standard | Vswing<br>Vswing<br>V <sub>IH</sub><br>V <sub>REF</sub><br>V <sub>IL</sub>              |  |  |  |  |  |

Table 1-46. Glossary (Part 1 of 5)

### Table 1-46. Glossary (Part 3 of 5)

| Letter | Term   | Definitions   |  |  |  |  |  |
|--------|--|---|--|--|--|--|--|
|        | R <sub>L</sub>   | Receiver differential input discrete resistor (external to Cyclone IV devices).   |  |  |  |  |  |
| R      | Receiver Input<br>Waveform                             | Receiver input waveform for LVDS and LVPECL differential standards:         Single-Ended Waveform $V_{ID}$ Positive Channel (p) = $V_{IH}$ Negative Channel (n) = $V_{IL}$ Ground         Differential Waveform (Mathematical Function of Positive & Negative Channel) $V_{ID}$ $V_{ID}$ $V_{ID}$ $V_{ID}$  |  |  |  |  |  |
|        | Receiver input<br>skew margin<br>(RSKM)                | High-speed I/O block: The total margin left after accounting for the sampling window and TCCS.<br>RSKM = (TUI – SW – TCCS) / 2.   |  |  |  |  |  |
| S      | Single-ended<br>voltage-<br>referenced I/O<br>Standard | VCCIO         VOH         VIH(DC)         VIH(DC)         VIH(DC)         VIL(AC)         Vol         Vol |  |  |  |  |  |
|        | SW (Sampling<br>Window)                                | High-speed I/O block: The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window.  |  |  |  |  |  |

#### Table 1-46. Glossary (Part 5 of 5)

| Letter | Term                    | Definitions   |  |  |  |
|--------|-------------------------|---|--|--|--|
|        | V <sub>CM(DC)</sub>     | DC common mode input voltage.   |  |  |  |
|        | V <sub>DIF(AC)</sub>    | AC differential input voltage: The minimum AC input differential voltage required for switching.  |  |  |  |
|        | V <sub>DIF(DC)</sub>    | DC differential input voltage: The minimum DC input differential voltage required for switching   |  |  |  |
|        | V <sub>ICM</sub>        | Input common mode voltage: The common mode of the differential signal at the receiver.  |  |  |  |
|        | V <sub>ID</sub>         | Input differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.   |  |  |  |
|        | V <sub>IH</sub>         | Voltage input high: The minimum positive voltage applied to the input that is accepted by the device as a logic high.   |  |  |  |
|        | V <sub>IH(AC)</sub>     | High-level AC input voltage.  |  |  |  |
|        | V <sub>IH(DC)</sub>     | High-level DC input voltage.  |  |  |  |
|        | V <sub>IL</sub>         | Voltage input low: The maximum positive voltage applied to the input that is accepted by the device as a logic low.   |  |  |  |
|        | V <sub>IL (AC)</sub>    | Low-level AC input voltage.   |  |  |  |
|        | V <sub>IL (DC)</sub>    | Low-level DC input voltage.   |  |  |  |
|        | V <sub>IN</sub>         | DC input voltage.   |  |  |  |
|        | V <sub>OCM</sub>        | Output common mode voltage: The common mode of the differential signal at the transmitter.  |  |  |  |
| V      | V <sub>OD</sub>         | Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. $V_{OD} = V_{OH} - V_{OL}$ .                  |  |  |  |
|        | V <sub>OH</sub>         | Voltage output high: The maximum positive voltage from an output that the device considers accepted as the minimum positive high level.   |  |  |  |
|        | V <sub>OL</sub>         | Voltage output low: The maximum positive voltage from an output that the device considers i accepted as the maximum positive low level.   |  |  |  |
|        | V <sub>os</sub>         | Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$ .   |  |  |  |
|        | V <sub>OX (AC)</sub>    | AC differential output cross point voltage: the voltage at which the differential output signals must cross.  |  |  |  |
|        | V <sub>REF</sub>        | Reference voltage for the SSTL and HSTL I/O standards.  |  |  |  |
|        | V <sub>REF (AC)</sub>   | AC input reference voltage for the SSTL and HSTL I/O standards. V <sub>REF(AC)</sub> = V <sub>REF(DC)</sub> + noise. The peak-to-peak AC noise on V <sub>REF</sub> must not exceed 2% of V <sub>REF(DC)</sub> . |  |  |  |
|        | V <sub>REF (DC)</sub>   | DC input reference voltage for the SSTL and HSTL I/O standards.   |  |  |  |
|        | V <sub>SWING (AC)</sub> | AC differential input voltage: AC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.  |  |  |  |
|        | V <sub>SWING (DC)</sub> | DC differential input voltage: DC input differential voltage required for switching. For the SSTL differential I/O standard, refer to Input Waveforms.  |  |  |  |
|        | V <sub>TT</sub>         | Termination voltage for the SSTL and HSTL I/O standards.  |  |  |  |
|        | V <sub>X (AC)</sub>     | AC differential input cross point voltage: The voltage at which the differential input signals must cross.  |  |  |  |
| W      | —                       | _   |  |  |  |
| X      | —                       | —   |  |  |  |
| Y      | —                       | _   |  |  |  |
| Z      | —                       | _   |  |  |  |