
### Intel - EP4CGX30CF19I7 Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 1840  |
| Number of Logic Elements/Cells | 29440   |
| Total RAM Bits                 | 1105920   |
| Number of I/O                  | 150   |
| Number of Gates                | ·   |
| Voltage - Supply               | 1.16V ~ 1.24V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 324-LBGA  |
| Supplier Device Package        | 324-FBGA (19x19)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/ep4cgx30cf19i7 |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for 65% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 65/10ths of a year.

| Symbol | Parameter           | Condition (V)         | Overshoot Duration as % of High Time | Unit |
|--------|---------------------|-----------------------|--------------------------------------|------|
| Vi     |                     | V <sub>1</sub> = 4.20 | 100                                  | %    |
|        |                     | V <sub>1</sub> = 4.25 | 98                                   | %    |
|        | AC Input<br>Voltage | $V_1 = 4.30$          | 65                                   | %    |
|        |                     | V <sub>1</sub> = 4.35 | 43                                   | %    |
|        |                     | $V_1 = 4.40$          | 29                                   | %    |
|        |                     | $V_1 = 4.45$          | 20                                   | %    |
|        |                     | $V_1 = 4.50$          | 13                                   | %    |
|        |                     | V <sub>1</sub> = 4.55 | 9                                    | %    |
|        |                     | $V_1 = 4.60$          | 6                                    | %    |

Table 1–2. Maximum Allowed Overshoot During Transitions over a 10-Year Time Frame for Cyclone IV Devices

Figure 1–1 shows the methodology to determine the overshoot duration. The overshoot voltage is shown in red and is present on the input pin of the Cyclone IV device at over 4.3 V but below 4.4 V. From Table 1–2, for an overshoot of 4.3 V, the percentage of high time for the overshoot can be as high as 65% over a 10-year period. Percentage of high time is calculated as ([delta T]/T) × 100. This 10-year period assumes that the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal. For lower I/O toggle rates and situations in which the device is in an idle state, lifetimes are increased.





# **Recommended Operating Conditions**

This section lists the functional operation limits for AC and DC parameters for Cyclone IV devices. Table 1–3 and Table 1–4 list the steady-state voltage and current values expected from Cyclone IV E and Cyclone IV GX devices. All supplies must be strictly monotonic without plateaus.

Table 1–3. Recommended Operating Conditions for Cyclone IV E Devices <sup>(1), (2)</sup> (Part 1 of 2)

| Symbol                        | Parameter  | Conditions                                   | Min   | Тур | Max               | Unit |
|-------------------------------|--|--|-------|-----|-------------------|------|
| V <sub>ccint</sub> <i>(3)</i> | Supply voltage for internal logic, 1.2-V operation | _  | 1.15  | 1.2 | 1.25              | V    |
| VCCINT (")                    | Supply voltage for internal logic, 1.0-V operation | _  | 0.97  | 1.0 | 1.03              | V    |
|                               | Supply voltage for output buffers, 3.3-V operation | _  | 3.135 | 3.3 | 3.465             | V    |
|                               | Supply voltage for output buffers, 3.0-V operation | _  | 2.85  | 3   | 3.15              | V    |
| V <sub>ccio</sub> (3), (4)    | Supply voltage for output buffers, 2.5-V operation | _  | 2.375 | 2.5 | 2.625             | V    |
| V <sub>CCI0</sub> (v), (v)    | Supply voltage for output buffers, 1.8-V operation | _  | 1.71  | 1.8 | 1.89              | V    |
|                               | Supply voltage for output buffers, 1.5-V operation | _  | 1.425 | 1.5 | 1.575             | V    |
|                               | Supply voltage for output buffers, 1.2-V operation | _  | 1.14  | 1.2 | 1.26              | V    |
| V <sub>CCA</sub> <i>(3)</i>   | Supply (analog) voltage for PLL regulator          | _  | 2.375 | 2.5 | 2.625             | V    |
| V <sub>CCD_PLL</sub> (3)      | Supply (digital) voltage for PLL, 1.2-V operation  | _  | 1.15  | 1.2 | 1.25              | V    |
|                               | Supply (digital) voltage for PLL, 1.0-V operation  | _  | 0.97  | 1.0 | 1.03              | V    |
| VI                            | Input voltage                                      | —  | -0.5  | —   | 3.6               | V    |
| V <sub>0</sub>                | Output voltage                                     | —  | 0     | —   | V <sub>CCIO</sub> | V    |
|                               |  | For commercial use                           | 0     | —   | 85                | °C   |
| TJ                            | Operating junction temperature                     | For industrial use                           | -40   |     | 100               | °C   |
| IJ                            |  | For extended temperature                     | -40   | _   | 125               | °C   |
|                               |  | For automotive use                           | -40   |     | 125               | °C   |
| t <sub>RAMP</sub>             | Power supply ramp time                             | Standard power-on reset (POR) <sup>(5)</sup> | 50 µs |     | 50 ms             |      |
|                               |  | Fast POR (6)                                 | 50 µs |     | 3 ms              |      |

| Table 1–3. | Recommended Operating Conditions for Cyclone IV E Devices <sup>(1), (2</sup> | <sup>9</sup> (Part 2 of 2) |
|------------|--|----------------------------|
|------------|--|----------------------------|

| Symbol             | Parameter   | Conditions | Min | Тур | Max | Unit |
|--------------------|---|------------|-----|-----|-----|------|
| I <sub>Diode</sub> | Magnitude of DC current across<br>PCI-clamp diode when enable | _          | _   |     | 10  | mA   |

### Notes to Table 1–3:

 Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades.

(2)  $V_{CCI0}$  for all I/O banks must be powered up during device operation. All vCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.

(3)  $V_{CC}$  must rise monotonically.

(4) V<sub>CCI0</sub> powers all input buffers.

(5) The POR time for Standard POR ranges between 50 and 200 ms. Each individual power supply must reach the recommended operating range within 50 ms.

(6) The POR time for Fast POR ranges between 3 and 9 ms. Each individual power supply must reach the recommended operating range within 3 ms.

| Symbol                          | Parameter  | Conditions | Min   | Тур | Max   | Unit |
|---------------------------------|--|------------|-------|-----|-------|------|
| V <sub>ccint</sub> <i>(3)</i>   | Core voltage, PCIe hard IP block, and transceiver PCS power supply |            | 1.16  | 1.2 | 1.24  | V    |
| V <sub>CCA</sub> (1), (3)       | PLL analog power supply  | _          | 2.375 | 2.5 | 2.625 | V    |
| V <sub>CCD_PLL</sub> <i>(2)</i> | PLL digital power supply   | _          | 1.16  | 1.2 | 1.24  | V    |
| V <sub>CCIO</sub> (3), (4)      | I/O banks power supply for 3.3-V operation                         | —          | 3.135 | 3.3 | 3.465 | V    |
|                                 | I/O banks power supply for 3.0-V operation                         | —          | 2.85  | 3   | 3.15  | V    |
|                                 | I/O banks power supply for 2.5-V operation                         | _          | 2.375 | 2.5 | 2.625 | V    |
|                                 | I/O banks power supply for 1.8-V operation                         | —          | 1.71  | 1.8 | 1.89  | V    |
|                                 | I/O banks power supply for 1.5-V operation                         | —          | 1.425 | 1.5 | 1.575 | V    |
|                                 | I/O banks power supply for 1.2-V operation                         | _          | 1.14  | 1.2 | 1.26  | V    |
|                                 | Differential clock input pins power supply for 3.3-V operation     | —          | 3.135 | 3.3 | 3.465 | V    |
|                                 | Differential clock input pins power supply for 3.0-V operation     | —          | 2.85  | 3   | 3.15  | V    |
| V <sub>CC_CLKIN</sub>           | Differential clock input pins power supply for 2.5-V operation     | —          | 2.375 | 2.5 | 2.625 | V    |
| (3), (5), (6)                   | Differential clock input pins power supply for 1.8-V operation     | —          | 1.71  | 1.8 | 1.89  | V    |
|                                 | Differential clock input pins power supply for 1.5-V operation     | —          | 1.425 | 1.5 | 1.575 | V    |
|                                 | Differential clock input pins power supply for 1.2-V operation     | —          | 1.14  | 1.2 | 1.26  | V    |
| V <sub>CCH_GXB</sub>            | Transceiver output buffer power supply                             | _          | 2.375 | 2.5 | 2.625 | V    |

### Table 1–4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 1 of 2)

| Symbol               | Parameter  | Conditions                                      | Min   | Тур | Max               | Unit |
|----------------------|--|---|-------|-----|-------------------|------|
| V <sub>CCA_GXB</sub> | Transceiver PMA and auxiliary power supply                     | _   | 2.375 | 2.5 | 2.625             | V    |
| V <sub>CCL_GXB</sub> | Transceiver PMA and auxiliary power supply                     | _   | 1.16  | 1.2 | 1.24              | V    |
| VI                   | DC input voltage   | —   | -0.5  |     | 3.6               | V    |
| V <sub>0</sub>       | DC output voltage —  |   | 0     | —   | V <sub>CCIO</sub> | V    |
| т                    | Operating junction temperature                                 | For commercial use                              | 0     | —   | 85                | °C   |
| TJ                   | Operating junction temperature                                 | For industrial use                              | -40   |     | 100               | °C   |
| t <sub>RAMP</sub>    | Power supply ramp time   | Standard power-on reset<br>(POR) <sup>(7)</sup> | 50 µs | _   | 50 ms             | _    |
| 101111               |  | Fast POR <sup>(8)</sup>                         | 50 µs |     | 3 ms              | _    |
| I <sub>Diode</sub>   | Magnitude of DC current across<br>PCI-clamp diode when enabled | _   | _     | _   | 10                | mA   |

Table 1-4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 2 of 2)

#### Notes to Table 1-4:

- (1) All VCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.
- (2) You must connect  $V_{CCD PLL}$  to  $V_{CCINT}$  through a decoupling capacitor and ferrite bead.
- (3) Power supplies must rise monotonically.
- (4) V<sub>CCI0</sub> for all I/O banks must be powered up during device operation. Configurations pins are powered up by V<sub>CCI0</sub> of I/O Banks 3, 8, and 9 where I/O Banks 3 and 9 only support V<sub>CCI0</sub> of 1.5, 1.8, 2.5, 3.0, and 3.3 V. For fast passive parallel (FPP) configuration mode, the V<sub>CCI0</sub> level of I/O Bank 8 must be powered up to 1.5, 1.8, 2.5, 3.0, and 3.3 V.
- (5) You must set  $V_{CC_{CLKIN}}$  to 2.5 V if you use CLKIN as a high-speed serial interface (HSSI) refclk or as a DIFFCLK input.
- (6) The CLKIN pins in I/O Banks 3B and 8B can support single-ended I/O standard when the pins are used to clock left PLLs in non-transceiver applications.
- (7) The POR time for Standard POR ranges between 50 and 200 ms. V<sub>CCINT</sub>, V<sub>CCA</sub>, and V<sub>CCIO</sub> of I/O Banks 3, 8, and 9 must reach the recommended operating range within 50 ms.
- (8) The POR time for Fast POR ranges between 3 and 9 ms. V<sub>CCINT</sub>, V<sub>CCA</sub>, and V<sub>CCIO</sub> of I/O Banks 3, 8, and 9 must reach the recommended operating range within 3 ms.

# **ESD** Performance

This section lists the electrostatic discharge (ESD) voltages using the human body model (HBM) and charged device model (CDM) for Cyclone IV devices general purpose I/Os (GPIOs) and high-speed serial interface (HSSI) I/Os. Table 1–5 lists the ESD for Cyclone IV devices GPIOs and HSSI I/Os.

| Table 1–5. ESD for Cyclone IV Devices GPIOs and HSSI I/0 |
|--|
|--|

| Symbol  | Parameter  | Passing Voltage | Unit |
|---------|--|-----------------|------|
| M       | ESD voltage using the HBM (GPIOs) <sup>(1)</sup> | ± 2000          | V    |
| VESDHBM | ESD using the HBM (HSSI I/Os) <sup>(2)</sup>     | ± 1000          | V    |
| V       | ESD using the CDM (GPIOs)                        | ± 500           | V    |
| VESDCDM | ESD using the CDM (HSSI I/Os) <sup>(2)</sup>     | ± 250           | V    |

#### Notes to Table 1-5:

(1) The passing voltage for EP4CGX15 and EP4CGX30 row I/Os is ±1000V.

(2) This value is applicable only to Cyclone IV GX devices.

# **DC Characteristics**

This section lists the I/O leakage current, pin capacitance, on-chip termination (OCT) tolerance, and bus hold specifications for Cyclone IV devices.

# **Supply Current**

The device supply current requirement is the minimum current drawn from the power supply pins that can be used as a reference for power size planning. Use the Excel-based early power estimator (EPE) to get the supply current estimates for your design because these currents vary greatly with the resources used. Table 1–6 lists the I/O pin leakage current for Cyclone IV devices.

Table 1–6. I/O Pin Leakage Current for Cyclone IV Devices (1), (2)

| Symbol          | Parameter                            | Conditions                            | Device | Min | Тур | Max | Unit |
|-----------------|--------------------------------------|---------------------------------------|--------|-----|-----|-----|------|
| I <sub>I</sub>  | Input pin leakage current            | $V_{I} = 0 V \text{ to } V_{CCIOMAX}$ | _      | -10 |     | 10  | μA   |
| I <sub>OZ</sub> | Tristated I/O pin leakage<br>current | $V_0 = 0 V$ to $V_{CCIOMAX}$          |        | -10 |     | 10  | μΑ   |

Notes to Table 1-6:

(1) This value is specified for normal device operation. The value varies during device power-up. This applies for all V<sub>CCI0</sub> settings (3.3, 3.0, 2.5, 1.8, 1.5, and 1.2 V).

(2) The 10  $\mu$ A I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be observed when the diode is on.

### **Bus Hold**

The bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 1–7 lists bus hold specifications for Cyclone IV devices.

 Table 1–7. Bus Hold Parameter for Cyclone IV Devices (Part 1 of 2)<sup>(1)</sup>

|  |  | V <sub>CCI0</sub> (V) |      |     |      |     |      |     |      |     |      |     |      |      |
|--|--|-----------------------|------|-----|------|-----|------|-----|------|-----|------|-----|------|------|
| Parameter                                  | Condition                                      | 1                     | .2   | 1   | .5   | 1   | .8   | 2   | .5   | 3   | .0   | 3   | .3   | Unit |
|  |  | Min                   | Max  | Min | Max  | Min | Max  | Min | Max  | Min | Max  | Min | Max  |      |
| Bus hold<br>low,<br>sustaining<br>current  | V <sub>IN</sub> > V <sub>IL</sub><br>(maximum) | 8                     | _    | 12  | _    | 30  | _    | 50  | _    | 70  | _    | 70  | _    | μА   |
| Bus hold<br>high,<br>sustaining<br>current | V <sub>IN</sub> < V <sub>IL</sub><br>(minimum) | -8                    | _    | -12 | _    | -30 |      | -50 | _    | -70 | _    | -70 | _    | μΑ   |
| Bus hold<br>low,<br>overdrive<br>current   | $0 V < V_{\rm IN} < V_{\rm CCI0}$              | _                     | 125  |     | 175  | _   | 200  | _   | 300  |     | 500  |     | 500  | μA   |
| Bus hold<br>high,<br>overdrive<br>current  | $0 V < V_{IN} < V_{CCIO}$                      | _                     | -125 | _   | -175 |     | -200 |     | -300 |     | -500 |     | -500 | μА   |

Example 1–1 shows how to calculate the change of 50- $\Omega$  I/O impedance from 25°C at 3.0 V to 85°C at 3.15 V.

### Example 1–1. Impedance Change

$$\begin{split} \Delta R_V &= (3.15-3) \times 1000 \times -0.026 = -3.83 \\ \Delta R_T &= (85-25) \times 0.262 = 15.72 \\ \text{Because } \Delta R_V \text{ is negative,} \\ MF_V &= 1 \ / \ (3.83/100 + 1) = 0.963 \\ \text{Because } \Delta R_T \text{ is positive,} \\ MF_T &= 15.72/100 + 1 = 1.157 \\ MF &= 0.963 \times 1.157 = 1.114 \\ R_{\text{final}} &= 50 \times 1.114 = 55.71 \ \Omega \end{split}$$

# **Pin Capacitance**

Table 1–11 lists the pin capacitance for Cyclone IV devices.

| Symbol              | Parameter  | Typical –<br>Quad Flat<br>Pack<br>(QFP) | Typical –<br>Quad Flat<br>No Leads<br>(QFN) | Typical –<br>Ball-Grid<br>Array<br>(BGA) | Unit |
|---------------------|--|---|---|--|------|
| C <sub>IOTB</sub>   | Input capacitance on top and bottom I/O pins   | 7                                       | 7   | 6  | pF   |
| C <sub>IOLR</sub>   | Input capacitance on right I/O pins  | 7                                       | 7   | 5  | pF   |
| $C_{LVDSLR}$        | Input capacitance on right I/O pins with dedicated LVDS output   | 8                                       | 8   | 7  | pF   |
| C <sub>VREFLR</sub> | Input capacitance on right dual-purpose ${\tt VREF}$ pin when used as $V_{\sf REF}$ or user I/O pin          | 21                                      | 21  | 21                                       | pF   |
| C <sub>VREFTB</sub> | Input capacitance on top and bottom dual-purpose ${\tt VREF}$ pin when used as $V_{\sf REF}$ or user I/O pin | 23 <i>(3)</i>                           | 23  | 23                                       | pF   |
| C <sub>CLKTB</sub>  | Input capacitance on top and bottom dedicated clock input pins   | 7                                       | 7   | 6  | pF   |
| C <sub>CLKLR</sub>  | Input capacitance on right dedicated clock input pins  | 6                                       | 6   | 5  | pF   |

Notes to Table 1-11:

(1) The pin capacitance applies to FBGA, UBGA, and MBGA packages.

(2) When you use the vref pin as a regular input or output, you can expect a reduced performance of toggle rate and  $t_{CO}$  because of higher pin capacitance.

(3)  $C_{\text{VREFTB}}$  for the EP4CE22 device is 30 pF.

# Internal Weak Pull-Up and Weak Pull-Down Resistor

Table 1–12 lists the weak pull-up and pull-down resistor values for Cyclone IV devices.

Table 1–12. Internal Weak Pull-Up and Weak Pull-Down Resistor Values for Cyclone IV Devices <sup>(1)</sup>

| Symbol                                   | Parameter   | Conditions                                  | Min | Тур | Max | Unit |
|--|---|---|-----|-----|-----|------|
|  |   | $V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (2), (3) | 7   | 25  | 41  | kΩ   |
|  |   | $V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (2), (3) | 7   | 28  | 47  | kΩ   |
| R  |   | $V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (2), (3) | 8   | 35  | 61  | kΩ   |
| R_PU well as user mode if you enable the | $V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (2), (3)                             | 10  | 57  | 108 | kΩ  |      |
|  | programmable pull-up resistor option                                    | $V_{CCIO} = 1.5 \text{ V} \pm 5\%$ (2), (3) | 13  | 82  | 163 | kΩ   |
|  |   | $V_{CCIO} = 1.2 \text{ V} \pm 5\%$ (2), (3) | 19  | 143 | 351 | kΩ   |
|  |   | $V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (4)      | 6   | 19  | 30  | kΩ   |
|  | Value of the I/O pin pull-down resistor before and during configuration | $V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (4)      | 6   | 22  | 36  | kΩ   |
| $R_{PD}$                                 |   | $V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (4)      | 6   | 25  | 43  | kΩ   |
|  |   | $V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (4)      | 7   | 35  | 71  | kΩ   |
|  |   | $V_{CCIO} = 1.5 V \pm 5\%$ (4)              | 8   | 50  | 112 | kΩ   |

#### Notes to Table 1–12:

- (1) All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK.
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .
- $\begin{array}{ll} \text{(3)} & \text{R}_{_{PU}} = (\text{V}_{\text{CCI0}} \text{V}_{\text{I}})/\text{I}_{\text{R}_{_{PU}}} \\ & \text{Minimum condition: } -40^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} + 5\%, \ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 5\% 50 \ \text{mV}; \\ & \text{Typical condition: } 25^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}}, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CCI0}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CC}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = \text{V}_{\text{CO}} 5\%, \ \text{V}_{\text{I}} = 0 \ \text{V}; \\ & \text{Maximum condition: } 100^{\circ}\text{C}; \ \text{V}_{\text{CO}} = 10^{\circ}\text{C}; \ \text{V}_{\text{CO}} = 10^{\circ$
- $\begin{array}{ll} (4) & R_{\_PD} = V_I/I_{R\_PD} \\ & \text{Minimum condition:} -40^{\circ}\text{C}; \ V_{CCIO} = V_{CC} + 5\%, \ V_I = 50 \ \text{mV}; \\ & \text{Typical condition:} \ 25^{\circ}\text{C}; \ V_{CCIO} = V_{CC}, \ V_I = V_{CC} 5\%; \\ & \text{Maximum condition:} \ 100^{\circ}\text{C}; \ V_{CCIO} = V_{CC} 5\%, \ V_I = V_{CC} 5\%; \ \text{in which } V_I \ \text{refers to the input voltage at the I/O pin.} \end{array}$

## Hot-Socketing

Table 1–13 lists the hot-socketing specifications for Cyclone IV devices.

Table 1–13. Hot-Socketing Specifications for Cyclone IV Devices

| Symbol                  | Parameter                         | Maximum         |
|-------------------------|-----------------------------------|-----------------|
| I <sub>IOPIN(DC)</sub>  | DC current per I/O pin            | 300 μA          |
| I <sub>IOPIN(AC)</sub>  | AC current per I/O pin            | 8 mA <i>(1)</i> |
| I <sub>XCVRTX(DC)</sub> | DC current per transceiver TX pin | 100 mA          |
| I <sub>XCVRRX(DC)</sub> | DC current per transceiver RX pin | 50 mA           |

Note to Table 1-13:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |IIOPIN| = C dv/dt, in which C is the I/O pin capacitance and dv/dt is the slew rate.

During hot-socketing, the I/O pin capacitance is less than 15 pF and the clock pin capacitance is less than 20 pF.

| I/O                    |       | V <sub>ccio</sub> (V) | )               |  | V <sub>REF</sub> (V)  |   | V <sub>TT</sub> (V) <sup>(2)</sup> |                            |                            |
|------------------------|-------|-----------------------|-----------------|--|---|---|------------------------------------|----------------------------|----------------------------|
| Standard               | Min   | Тур                   | Typ Max Min Typ |  | Max   | Min   | Тур                                | Max                        |                            |
| SSTL-2<br>Class I, II  | 2.375 | 2.5                   | 2.625           | 1.19   | 1.25  | 1.31  | V <sub>REF</sub> –<br>0.04         | V <sub>REF</sub>           | V <sub>REF</sub> +<br>0.04 |
| SSTL-18<br>Class I, II | 1.7   | 1.8                   | 1.9             | 0.833  | 0.9   | 0.969   | V <sub>REF</sub> –<br>0.04         | V <sub>REF</sub>           | V <sub>REF</sub> + 0.04    |
| HSTL-18<br>Class I, II | 1.71  | 1.8                   | 1.89            | 0.85   | 0.9   | 0.95  | 0.85                               | 0.9                        | 0.95                       |
| HSTL-15<br>Class I, II | 1.425 | 1.5                   | 1.575           | 0.71   | 0.75  | 0.79  | 0.71                               | 0.75                       | 0.79                       |
| HSTL-12<br>Class I, II | 1.14  | 1.2                   | 1.26            | 0.48 x V <sub>CCI0</sub> (3)<br>0.47 x V <sub>CCI0</sub> (4) | $\begin{array}{l} 0.5 \mbox{ x } V_{\rm CC10} \ \ {}^{(3)} \\ 0.5 \mbox{ x } V_{\rm CC10} \ \ {}^{(4)} \end{array}$ | $\begin{array}{l} 0.52 \times V_{\rm CCI0} \ {}^{(3)} \\ 0.53 \times V_{\rm CCI0} \ {}^{(4)} \end{array}$ | _                                  | 0.5 x<br>V <sub>CCIO</sub> | _                          |

### Notes to Table 1–16:

(1) For an explanation of terms used in Table 1–16, refer to "Glossary" on page 1–37.

(2)  $\,\,V_{TT}$  of the transmitting device must track  $V_{REF}$  of the receiving device.

(3) Value shown refers to DC input reference voltage,  $V_{\text{REF(DC)}}.$ 

(4) Value shown refers to AC input reference voltage,  $V_{\text{REF(AC)}}$ .

| Table 1-17. | Single-Ended SSTL and HST | L I/O Standards Signal S | Specifications for C | yclone IV Devices |
|-------------|---------------------------|--------------------------|----------------------|-------------------|
|-------------|---------------------------|--------------------------|----------------------|-------------------|

| I/O                 | V <sub>IL(</sub> | <sub>(DC)</sub> (V)         | VIII                        | <sub>I(DC)</sub> (V)     | V <sub>IL(</sub> | <sub>AC)</sub> (V)         | VIH                        | <sub>(AC)</sub> (V)         | V <sub>OL</sub> (V)         | V <sub>oh</sub> (V)         | I <sub>OL</sub> | I <sub>oh</sub> |
|---------------------|------------------|-----------------------------|-----------------------------|--------------------------|------------------|----------------------------|----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------|-----------------|
| Standard            | Min              | Max                         | Min                         | Max                      | Min              | Max                        | Min                        | Max                         | Max                         | Min                         | (mĀ)            | (mÄ)            |
| SSTL-2<br>Class I   |                  | V <sub>REF</sub> –<br>0.18  | V <sub>REF</sub> + 0.18     | _                        |                  | V <sub>REF</sub> –<br>0.35 | V <sub>REF</sub> +<br>0.35 | —                           | V <sub>ττ</sub> –<br>0.57   | V <sub>TT</sub> +<br>0.57   | 8.1             | -8.1            |
| SSTL-2<br>Class II  | _                | V <sub>REF</sub> –<br>0.18  | V <sub>REF</sub> + 0.18     | —                        | _                | V <sub>REF</sub> –<br>0.35 | V <sub>REF</sub> + 0.35    | —                           | V <sub>TT</sub> –<br>0.76   | V <sub>TT</sub> +<br>0.76   | 16.4            | -16.4           |
| SSTL-18<br>Class I  | _                | V <sub>REF</sub> –<br>0.125 | V <sub>REF</sub> +<br>0.125 | —                        | _                | V <sub>REF</sub> –<br>0.25 | V <sub>REF</sub> + 0.25    | —                           | V <sub>TT</sub> –<br>0.475  | V <sub>TT</sub> +<br>0.475  | 6.7             | -6.7            |
| SSTL-18<br>Class II | _                | V <sub>REF</sub> –<br>0.125 | V <sub>REF</sub> +<br>0.125 | _                        | _                | V <sub>REF</sub> –<br>0.25 | V <sub>REF</sub> +<br>0.25 | —                           | 0.28                        | V <sub>CCI0</sub> –<br>0.28 | 13.4            | -13.4           |
| HSTL-18<br>Class I  | _                | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | —                        | _                | V <sub>REF</sub> –<br>0.2  | V <sub>REF</sub> + 0.2     | —                           | 0.4                         | V <sub>CCI0</sub> –<br>0.4  | 8               | -8              |
| HSTL-18<br>Class II | _                | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | —                        | _                | V <sub>REF</sub> –<br>0.2  | V <sub>REF</sub> + 0.2     | —                           | 0.4                         | V <sub>CCIO</sub> –<br>0.4  | 16              | -16             |
| HSTL-15<br>Class I  | _                | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | —                        | _                | V <sub>REF</sub> –<br>0.2  | V <sub>REF</sub> + 0.2     | —                           | 0.4                         | V <sub>CCIO</sub> –<br>0.4  | 8               | -8              |
| HSTL-15<br>Class II | _                | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | _                        | _                | V <sub>REF</sub> –<br>0.2  | V <sub>REF</sub> + 0.2     | _                           | 0.4                         | V <sub>CCI0</sub> –<br>0.4  | 16              | -16             |
| HSTL-12<br>Class I  | -0.15            | V <sub>REF</sub> -<br>0.08  | V <sub>REF</sub> +<br>0.08  | V <sub>CCI0</sub> + 0.15 | -0.24            | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> +<br>0.15 | V <sub>CCI0</sub> + 0.24    | 0.25 ×<br>V <sub>CCI0</sub> | 0.75 ×<br>V <sub>CCIO</sub> | 8               | -8              |
| HSTL-12<br>Class II | -0.15            | V <sub>REF</sub> –<br>0.08  | V <sub>REF</sub> +<br>0.08  | V <sub>CCI0</sub> + 0.15 | -0.24            | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> +<br>0.15 | V <sub>CCI0</sub> +<br>0.24 | 0.25 ×<br>V <sub>CCIO</sub> | 0.75 ×<br>V <sub>CCIO</sub> | 14              | -14             |

| 1/0 Ober devid                               |       | V <sub>CCIO</sub> (V) |       | V <sub>ID</sub> ( | (mV) | V <sub>ICM</sub> (V) <i>(2)</i> |  |      | Vo  | <sub>D</sub> (mV) | (3) | V <sub>0S</sub> (V) <sup>(3)</sup> |      |       |
|--|-------|-----------------------|-------|-------------------|------|---------------------------------|--|------|-----|-------------------|-----|------------------------------------|------|-------|
| I/O Standard                                 | Min   | Тур                   | Max   | Min               | Max  | Min                             | Condition  | Max  | Min | Тур               | Max | Min                                | Тур  | Max   |
|  |       |                       |       |                   |      | 0.05                            | $D_{MAX} \leq ~500~Mbps$   | 1.80 |     |                   |     |                                    |      |       |
| LVDS<br>(Column<br>I/Os)                     | 2.375 | 2.5                   | 2.625 | 100               | _    | 0.55                            | $\begin{array}{l} 500 \mbox{ Mbps} \leq D_{MAX} \\ \leq \mbox{ 700 } \mbox{ Mbps} \end{array}$ | 1.80 | 247 | _                 | 600 | 1.125                              | 1.25 | 1.375 |
| ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,      |       |                       |       |                   |      | 1.05                            | D <sub>MAX</sub> > 700 Mbps  | 1.55 |     |                   |     |                                    |      |       |
| BLVDS (Row<br>I/Os) <sup>(4)</sup>           | 2.375 | 2.5                   | 2.625 | 100               | _    | _                               | _  | _    | _   | _                 | _   |                                    |      | _     |
| BLVDS<br>(Column<br>I/Os) <sup>(4)</sup>     | 2.375 | 2.5                   | 2.625 | 100               | _    | _                               | _  | _    | _   |                   | _   | _                                  | _    |       |
| mini-LVDS<br>(Row I/Os)<br>(5)               | 2.375 | 2.5                   | 2.625 | _                 | _    |                                 |  | _    | 300 | _                 | 600 | 1.0                                | 1.2  | 1.4   |
| mini-LVDS<br>(Column<br>I/Os) <sup>(5)</sup> | 2.375 | 2.5                   | 2.625 | _                 | _    |                                 |  |      | 300 | _                 | 600 | 1.0                                | 1.2  | 1.4   |
| RSDS® (Row<br>I/Os) <sup>(5)</sup>           | 2.375 | 2.5                   | 2.625 | _                 | _    | _                               | _  | _    | 100 | 200               | 600 | 0.5                                | 1.2  | 1.5   |
| RSDS<br>(Column<br>I/Os) <sup>(5)</sup>      | 2.375 | 2.5                   | 2.625 | _                 | _    | _                               | _  | _    | 100 | 200               | 600 | 0.5                                | 1.2  | 1.5   |
| PPDS (Row<br>I/Os) <i>(</i> 5)               | 2.375 | 2.5                   | 2.625 | —                 | _    |                                 |  |      | 100 | 200               | 600 | 0.5                                | 1.2  | 1.4   |
| PPDS<br>(Column<br>I/Os) <sup>(5)</sup>      | 2.375 | 2.5                   | 2.625 |                   |      |                                 | _  |      | 100 | 200               | 600 | 0.5                                | 1.2  | 1.4   |

| Table 1-20. | Differential I/O Standard S | pecifications for C | yclone IV Devices <sup>(1)</sup> | (Part 2 of 2) |
|-------------|-----------------------------|---------------------|----------------------------------|---------------|
|-------------|-----------------------------|---------------------|----------------------------------|---------------|

### Notes to Table 1-20:

(1) For an explanation of terms used in Table 1–20, refer to "Glossary" on page 1–37.

(2)  $~V_{IN}$  range: 0 V  $\leq V_{IN} \leq$  1.85 V.

 $(3) \quad R_L \text{ range: } 90 \leq \ R_L \leq \ 110 \ \Omega \, .$ 

(4) There are no fixed  $V_{\rm IN},\,V_{\rm OD},\, and\,V_{\rm OS}$  specifications for BLVDS. They depend on the system topology.

(5) The Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins.

(6) The LVPECL I/O standard is only supported on dedicated clock input pins. This I/O standard is not supported for output pins.

| Symbol/  | Oggelitions  |          | <b>C6</b>    |  |        | C7, I7                 |                                  |      | <b>C</b> 8   |                                  | Ilnit |
|--|--|----------|--------------|--|--------|------------------------|----------------------------------|------|--------------|----------------------------------|-------|
| Description  | Conditions   | Min      | Тур          | Max  | Min    | Тур                    | Max                              | Min  | Тур          | Max                              | Unit  |
| Receiver   |  |          |              |  | •      | •                      |                                  | •    | •            |                                  |       |
| Supported I/O<br>Standards   | 1.4 V PCML,<br>1.5 V PCML,<br>2.5 V PCML,<br>LVPECL, LVDS                      |          |              |  |        |                        |                                  |      |              |                                  |       |
| Data rate (F324 and smaller package) <sup>(15)</sup>   | _  | 600      | _            | 2500   | 600    | _                      | 2500                             | 600  | _            | 2500                             | Mbps  |
| Data rate (F484 and<br>larger package) <sup>(15)</sup>   | —  | 600      | _            | 3125   | 600    | _                      | 3125                             | 600  | _            | 2500                             | Mbps  |
| Absolute V <sub>MAX</sub> for a receiver pin <i>(3)</i>  | —  | _        | _            | 1.6  | _      | _                      | 1.6                              | _    | _            | 1.6                              | V     |
| Operational V <sub>MAX</sub> for a receiver pin  | —  | _        | _            | 1.5  | _      | _                      | 1.5                              | _    | _            | 1.5                              | V     |
| Absolute V <sub>MIN</sub> for a receiver pin   | _  | -0.4     | _            | _  | -0.4   | _                      | _                                | -0.4 | _            | _                                | V     |
| Peak-to-peak<br>differential input<br>voltage V <sub>ID</sub> (diff p-p)                       | V <sub>ICM</sub> = 0.82 V<br>setting, Data Rate<br>= 600 Mbps to<br>3.125 Gbps | 0.1      | _            | 2.7  | 0.1    | _                      | 2.7                              | 0.1  | _            | 2.7                              | V     |
| V <sub>ICM</sub>   | V <sub>ICM</sub> = 0.82 V<br>setting   | _        | 820 ±<br>10% | _  | _      | 820 ±<br>10%           | _                                | _    | 820 ±<br>10% | _                                | mV    |
| Differential on-chip   | 100– $\Omega$ setting  |          | 100          | —  | _      | 100                    |                                  | _    | 100          | —                                | Ω     |
| termination resistors  | 150– $\Omega$ setting  | _        | 150          | _  | _      | 150                    |                                  | _    | 150          | —                                | Ω     |
| Differential and<br>common mode<br>return loss   | PIPE, Serial<br>Rapid I/O SR,<br>SATA, CPRI LV,<br>SDI, XAUI                   |          |              |  |        | Compliant              | Ľ                                |      |              |                                  | _     |
| Programmable ppm<br>detector <sup>(4)</sup>  | —  |          |              |  | ± 62.5 | , 100, 128<br>250, 300 |                                  |      |              |                                  | ppm   |
| Clock data recovery<br>(CDR) ppm<br>tolerance (without<br>spread-spectrum<br>clocking enabled) |  |          |              | ±300 <i>(5)</i> ,<br>±350<br><i>(6)</i> , <i>(7)</i> |        |                        | ±300<br>(5),<br>±350<br>(6), (7) |      | _            | ±300<br>(5),<br>±350<br>(6), (7) | ppm   |
| CDR ppm tolerance<br>(with synchronous<br>spread-spectrum<br>clocking enabled) <sup>(8)</sup>  | _  | _        |              | 350 to<br>5350<br>(7), (9)                           | _      |                        | 350 to<br>5350<br>(7), (9)       | _    |              | 350 to<br>5350<br>(7), (9)       | ppm   |
| Run length   | —  |          | 80           |  | —      | 80                     | _                                | —    | 80           |                                  | UI    |
|  | No Equalization  |          | _            | 1.5  | —      | _                      | 1.5                              | —    | _            | 1.5                              | dB    |
| Programmable   | Medium Low   |          | _            | 4.5  | _      | _                      | 4.5                              | _    |              | 4.5                              | dB    |
| equalization   | Medium High  |          | _            | 5.5  | —      |                        | 5.5                              | —    | _            | 5.5                              | dB    |
|  | High   | <b>—</b> |              | 7  | -      | _                      | 7                                | -    | _            | 7                                | dB    |

| Table 1–21. | Transceiver S  | necification fo | r Cyclone | IV GX Devices | (Part 2 of 4)   |
|-------------|----------------|-----------------|-----------|---------------|-----------------|
|             | Inalisourior o | poontioution to |           | 11 UN DU11003 | (1 41 ( 2 01 4) |

Figure 1–2 shows the lock time parameters in manual mode.

LTD = lock-to-data. LTR = lock-to-reference.




Figure 1–2. Lock Time Parameters for Manual Mode

Figure 1–3 shows the lock time parameters in automatic mode.

Figure 1–3. Lock Time Parameters for Automatic Mode




Table 1–23 lists the Cyclone IV GX transceiver block AC specifications.

| Symbol/   | Osuditions            |       | C6    |          |        | C7, 17 | 7        |       | <b>C</b> 8 |          |      |
|---|-----------------------|-------|-------|----------|--------|--------|----------|-------|------------|----------|------|
| Description   | Conditions            | Min   | Тур   | Max      | Min    | Тур    | Max      | Min   | Тур        | Max      | Unit |
| PCIe Transmit Jitter Gene   | ration <sup>(3)</sup> | -     |       | <u>.</u> | -      |        | <u>.</u> |       |            | <u>.</u> |      |
| Total jitter at 2.5 Gbps<br>(Gen1)                                      | Compliance pattern    | _     | _     | 0.25     | _      | _      | 0.25     | _     | _          | 0.25     | UI   |
| PCIe Receiver Jitter Toler  | ance <sup>(3)</sup>   | •     |       |          |        |        |          | •     | •          |          | •    |
| Total jitter at 2.5 Gbps<br>(Gen1)                                      | Compliance pattern    |       | > 0.6 | 6        | > 0.6  |        |          | > 0.6 |            |          | UI   |
| GIGE Transmit Jitter Gene   | ration <sup>(4)</sup> | •     |       |          |        |        |          | •     |            |          | •    |
| Deterministic jitter  | Pattern = CRPAT       |       |       | 0.14     |        |        | 0.14     |       |            | 0.14     | UI   |
| (peak-to-peak)  | Falleni = UNFAI       |       |       | 0.14     |        | _      | 0.14     | _     | _          | 0.14     | 01   |
| Total jitter (peak-to-peak)   | Pattern = CRPAT       | —     |       | 0.279    | _      |        | 0.279    | _     |            | 0.279    | UI   |
| GIGE Receiver Jitter Toler  | ance <sup>(4)</sup>   |       |       |          |        |        |          |       |            |          |      |
| Deterministic jitter<br>tolerance (peak-to-peak)                        | Pattern = CJPAT       | > 0.4 |       |          | > 0.4  |        |          | > 0.4 |            |          | UI   |
| Combined deterministic<br>and random jitter<br>tolerance (peak-to-peak) | Pattern = CJPAT       |       | > 0.6 | 6        | > 0.66 |        |          |       | > 0.6      | 6        | UI   |

### Table 1–23. Transceiver Block AC Specification for Cyclone IV GX Devices (1), (2)

Notes to Table 1-23:

(1) Dedicated refclk pins were used to drive the input reference clocks.

(2) The jitter numbers specified are valid for the stated conditions only.

(3) The jitter numbers for PIPE are compliant to the PCIe Base Specification 2.0.

(4) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.

# **Core Performance Specifications**

The following sections describe the clock tree specifications, PLLs, embedded multiplier, memory block, and configuration specifications for Cyclone IV Devices.

## **Clock Tree Specifications**

Table 1–24 lists the clock tree specifications for Cyclone IV devices.

 Table 1–24. Clock Tree Performance for Cyclone IV Devices (Part 1 of 2)

| Device  |     |       |     | Perfor             | mance              |       |                    |     | 11-14 |
|---------|-----|-------|-----|--------------------|--------------------|-------|--------------------|-----|-------|
| Device  | C6  | C7    | C8  | C8L <sup>(1)</sup> | C9L <sup>(1)</sup> | 17    | 18L <sup>(1)</sup> | A7  | Unit  |
| EP4CE6  | 500 | 437.5 | 402 | 362                | 265                | 437.5 | 362                | 402 | MHz   |
| EP4CE10 | 500 | 437.5 | 402 | 362                | 265                | 437.5 | 362                | 402 | MHz   |
| EP4CE15 | 500 | 437.5 | 402 | 362                | 265                | 437.5 | 362                | 402 | MHz   |
| EP4CE22 | 500 | 437.5 | 402 | 362                | 265                | 437.5 | 362                | 402 | MHz   |
| EP4CE30 | 500 | 437.5 | 402 | 362                | 265                | 437.5 | 362                | 402 | MHz   |
| EP4CE40 | 500 | 437.5 | 402 | 362                | 265                | 437.5 | 362                | 402 | MHz   |

| Symbol                                    | Parameter  | Min | Тур     | Max  | Unit              |
|---|--|-----|---------|------|-------------------|
| t <sub>dlock</sub>                        | Time required to lock dynamically (after switchover,<br>reconfiguring any non-post-scale counters/delays or<br>areset is deasserted) | _   | _       | 1    | ms                |
| t <sub>outjitter_period_dedclk</sub> (6)  | Dedicated clock output period jitter $F_{OUT} \ge 100 \text{ MHz}$   | _   | _       | 300  | ps                |
|   | F <sub>OUT</sub> < 100 MHz   | _   | —       | 30   | mUI               |
| t <sub>outjitter_ccj_dedclk</sub> (6)     | Dedicated clock output cycle-to-cycle jitter $F_{OUT} \ge 100 \text{ MHz}$   | _   | _       | 300  | ps                |
|   | F <sub>OUT</sub> < 100 MHz   | _   | _       | 30   | mUI               |
| t <sub>outjitter_period_10</sub> (6)      | Regular I/O period jitter $F_{OUT} \ge 100 \text{ MHz}$  | _   | _       | 650  | ps                |
|   | F <sub>OUT</sub> < 100 MHz   | —   | _       | 75   | mUI               |
| t <sub>outjitter_ccj_io</sub> <i>(6)</i>  | Regular I/O cycle-to-cycle jitter $F_{OUT} \ge 100 \text{ MHz}$  | _   | _       | 650  | ps                |
|   | F <sub>OUT</sub> < 100 MHz   | —   | _       | 75   | mUI               |
| t <sub>PLL_PSERR</sub>                    | Accuracy of PLL phase shift  | —   | _       | ±50  | ps                |
| t <sub>ARESET</sub>                       | Minimum pulse width on areset signal.  | 10  | _       |      | ns                |
| t <sub>CONFIGPLL</sub>                    | Time required to reconfigure scan chains for PLLs  | _   | 3.5 (7) |      | SCANCLK<br>cycles |
| f <sub>scanclk</sub>                      | scanclk frequency  | —   | —       | 100  | MHz               |
| t <sub>casc_outjitter_period_dedclk</sub> | Period jitter for dedicated clock output in cascaded PLLs ( $F_{OUT} \ge 100 \text{ MHz}$ )  | _   | _       | 425  | ps                |
| (8), (9)                                  | Period jitter for dedicated clock output in cascaded PLLs ( $F_{OUT} < 100 \text{ MHz}$ )  | _   |         | 42.5 | mUI               |

| Table 1-25. | PLL Specifications | s for Cyclone IV Devices <sup>(1),</sup> | <sup>(2)</sup> (Part 2 of 2) |
|-------------|--------------------|--|------------------------------|
|-------------|--------------------|--|------------------------------|

#### Notes to Table 1-25:

- (1) This table is applicable for general purpose PLLs and multipurpose PLLs.
- (2) You must connect  $V_{\text{CCD\_PLL}}$  to  $V_{\text{CCINT}}$  through the decoupling capacitor and ferrite bead.
- (3) This parameter is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (4) The V<sub>C0</sub> frequency reported by the Quartus II software in the PLL Summary section of the compilation report takes into consideration the V<sub>C0</sub> post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f<sub>VC0</sub> specification.
- (5) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less than 200 ps.
- (6) Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL when an input jitter of 30 ps is applied.
- (7) With 100-MHz scanclk frequency.

(8) The cascaded PLLs specification is applicable only with the following conditions:

- $\blacksquare \quad Upstream \ PLL 0.59 \ MHz \leq Upstream \ PLL \ bandwidth < 1 \ MHz$
- Downstream PLL—Downstream PLL bandwidth > 2 MHz
- (9) PLL cascading is not supported for transceiver applications.

# **Embedded Multiplier Specifications**

Table 1–26 lists the embedded multiplier specifications for Cyclone IV devices.

### Table 1–26. Embedded Multiplier Specifications for Cyclone IV Devices

| Mada                   | <b>Resources Used</b> | Performance |            |     |          |     |      |  |  |  |  |
|------------------------|-----------------------|-------------|------------|-----|----------|-----|------|--|--|--|--|
| Mode                   | Number of Multipliers | C6          | C7, I7, A7 | C8  | C8L, 18L | C9L | Unit |  |  |  |  |
| 9 × 9-bit multiplier   | 1                     | 340         | 300        | 260 | 240      | 175 | MHz  |  |  |  |  |
| 18 × 18-bit multiplier | 1                     | 287         | 250        | 200 | 185      | 135 | MHz  |  |  |  |  |

# **Memory Block Specifications**

Table 1–27 lists the M9K memory block specifications for Cyclone IV devices.

|               |                                    | Resou | rces Used     |     |            |     |          |     |      |
|---------------|------------------------------------|-------|---------------|-----|------------|-----|----------|-----|------|
| Memory        | Mode                               | LEs   | M9K<br>Memory | C6  | C7, I7, A7 | C8  | C8L, 18L | C9L | Unit |
| FIFO 256 × 36 |                                    | 47    | 1             | 315 | 274        | 238 | 200      | 157 | MHz  |
| M9K Block     | Single-port 256 × 36               | 0     | 1             | 315 | 274        | 238 | 200      | 157 | MHz  |
| WISK DIUCK    | Simple dual-port 256 × 36 CLK      | 0     | 1             | 315 | 274        | 238 | 200      | 157 | MHz  |
|               | True dual port 512 × 18 single CLK | 0     | 1             | 315 | 274        | 238 | 200      | 157 | MHz  |

## **Configuration and JTAG Specifications**

Table 1–28 lists the configuration mode specifications for Cyclone IV devices.

| Programming Mode                           | V <sub>CCINT</sub> Voltage Level (V) | DCLK f <sub>max</sub> | Unit |
|--|--------------------------------------|-----------------------|------|
| Passive Serial (PS)                        | 1.0 <i>(3</i> )                      | 66                    | MHz  |
| rassive Seliai (rS)                        | 1.2                                  | 133                   | MHz  |
| East Dessive Derellel (EDD) (2)            | 1.0 <sup>(3)</sup>                   | 66                    | MHz  |
| Fast Passive Parallel (FPP) <sup>(2)</sup> | 1.2 (4)                              | 100                   | MHz  |

#### Notes to Table 1-28:

- (1) For more information about PS and FPP configuration timing parameters, refer to the *Configuration and Remote System Upgrades in Cyclone IV Devices* chapter.
- (2) FPP configuration mode supports all Cyclone IV E devices (except for E144 package devices) and EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 only.
- (3) V<sub>CCINT</sub> = 1.0 V is only supported for Cyclone IV E 1.0 V core voltage devices.
- (4) Cyclone IV E devices support 1.2 V V<sub>CCINT</sub>. Cyclone IV E 1.2 V core voltage devices support 133 MHz DCLK f<sub>MAX</sub> for EP4CE6, EP4CE10, EP4CE15, EP4CE22, EP4CE30, and EP4CE40 only.

| Symbol Modoo          |     | C6  |     |     | C7, I7 |     | C8, A7 |     | C8L, I8L |     |     | C9L |     |     | llnit |      |    |
|-----------------------|-----|-----|-----|-----|--------|-----|--------|-----|----------|-----|-----|-----|-----|-----|-------|------|----|
| Symbol Modes          | Min | Тур | Max | Min | Тур    | Max | Min    | Тур | Max      | Min | Тур | Max | Min | Тур | Max   | Unit |    |
| t <sub>LOCK</sub> (2) | _   | —   |     | 1   |        | —   | 1      | _   |          | 1   | —   |     | 1   |     | —     | 1    | ms |

| Table 1–32. Emulated RSDS_E | 1R Transmitter Timing | Specifications for C              | vclone IV Devices <sup>(1), (3)</sup> | (Part 2 of 2) |
|-----------------------------|-----------------------|-----------------------------------|---------------------------------------|---------------|
|                             |                       | • • • • • • • • • • • • • • • • • |                                       | (             |

Notes to Table 1-32:

(1) Emulated RSDS\_E\_1R transmitter is supported at the output pin of all I/O Banks of Cyclone IV E devices and I/O Banks 3, 4, 5, 6, 7, 8, and 9 of Cyclone IV GX devices.

(2)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

| Gumbal                             | Modes                                    |     | C6  |     |     | C7, 17 | 7     |     | C8, A | 7     |     | C8L, I | 8L    |     | C9L |       | Unit  |
|------------------------------------|--|-----|-----|-----|-----|--------|-------|-----|-------|-------|-----|--------|-------|-----|-----|-------|-------|
| Symbol                             | woues                                    | Min | Тур | Max | Min | Тур    | Max   | Min | Тур   | Max   | Min | Тур    | Max   | Min | Тур | Max   | UIIIL |
|                                    | ×10                                      | 5   | _   | 200 | 5   | —      | 155.5 | 5   | —     | 155.5 | 5   | _      | 155.5 | 5   | _   | 132.5 | MHz   |
|                                    | ×8                                       | 5   | _   | 200 | 5   | —      | 155.5 | 5   | —     | 155.5 | 5   | _      | 155.5 | 5   | _   | 132.5 | MHz   |
| f <sub>HSCLK</sub> (input<br>clock | ×7                                       | 5   | _   | 200 | 5   | _      | 155.5 | 5   | —     | 155.5 | 5   | _      | 155.5 | 5   | _   | 132.5 | MHz   |
| frequency)                         | ×4                                       | 5   | _   | 200 | 5   | —      | 155.5 | 5   | —     | 155.5 | 5   |        | 155.5 | 5   |     | 132.5 | MHz   |
| ,                                  | ×2                                       | 5   | _   | 200 | 5   | _      | 155.5 | 5   | —     | 155.5 | 5   | _      | 155.5 | 5   | _   | 132.5 | MHz   |
|                                    | ×1                                       | 5   | _   | 400 | 5   | _      | 311   | 5   | —     | 311   | 5   | _      | 311   | 5   | _   | 265   | MHz   |
|                                    | ×10                                      | 100 | _   | 400 | 100 | _      | 311   | 100 | —     | 311   | 100 |        | 311   | 100 |     | 265   | Mbps  |
|                                    | ×8                                       | 80  | _   | 400 | 80  | _      | 311   | 80  | —     | 311   | 80  | _      | 311   | 80  | _   | 265   | Mbps  |
| Device<br>operation in             | ×7                                       | 70  | _   | 400 | 70  | —      | 311   | 70  | —     | 311   | 70  | _      | 311   | 70  | —   | 265   | Mbps  |
| Mbps                               | ×4                                       | 40  | —   | 400 | 40  | —      | 311   | 40  | —     | 311   | 40  | _      | 311   | 40  | —   | 265   | Mbps  |
|                                    | ×2                                       | 20  |     | 400 | 20  |        | 311   | 20  | _     | 311   | 20  |        | 311   | 20  | _   | 265   | Mbps  |
|                                    | ×1                                       | 10  | _   | 400 | 10  | —      | 311   | 10  |       | 311   | 10  | _      | 311   | 10  |     | 265   | Mbps  |
| t <sub>DUTY</sub>                  | —  | 45  | _   | 55  | 45  | _      | 55    | 45  | —     | 55    | 45  |        | 55    | 45  |     | 55    | %     |
| TCCS                               | —  | _   | _   | 200 | _   | _      | 200   | _   | —     | 200   | _   | _      | 200   | _   | _   | 200   | ps    |
| Output jitter<br>(peak to peak)    | _  | _   | _   | 500 | _   | _      | 500   | _   |       | 550   | _   | _      | 600   |     | _   | 700   | ps    |
| t <sub>RISE</sub>                  | 20 - 80%,<br>C <sub>LOAD</sub> =<br>5 pF | _   | 500 | _   | _   | 500    | _     | _   | 500   | _     | _   | 500    | _     | _   | 500 | _     | ps    |
| t <sub>FALL</sub>                  | 20 - 80%,<br>C <sub>LOAD</sub> =<br>5 pF | _   | 500 | _   | _   | 500    | _     | _   | 500   | _     | _   | 500    | _     | _   | 500 | _     | ps    |
| t <sub>LOCK</sub> (3)              |  |     |     | 1   |     |        | 1     |     |       | 1     |     |        | 1     |     |     | 1     | ms    |

Table 1–33. Mini-LVDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4)

Notes to Table 1-33:

(1) Applicable for true and emulated mini-LVDS transmitter.

(2) Cyclone IV E—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated mini-LVDS transmitter is supported at the output pin of all I/O banks.
Cyclone IV GY—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5.

Cyclone IV GX—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.

(3)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.

(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

| Gumbal   | Madaa | C   | 6   | <b>C</b> 7 | , 17  | <b>C</b> 8, | , A7  | C8L | , 18L | C   | 9L  | 11   |
|--|-------|-----|-----|------------|-------|-------------|-------|-----|-------|-----|-----|------|
| Symbol   | Modes | Min | Max | Min        | Max   | Min         | Max   | Min | Max   | Min | Max | Unit |
|  | ×10   | 5   | 420 | 5          | 370   | 5           | 320   | 5   | 320   | 5   | 250 | MHz  |
|  | ×8    | 5   | 420 | 5          | 370   | 5           | 320   | 5   | 320   | 5   | 250 | MHz  |
| f <sub>HSCLK</sub> (input<br>clock<br>frequency) | ×7    | 5   | 420 | 5          | 370   | 5           | 320   | 5   | 320   | 5   | 250 | MHz  |
|  | ×4    | 5   | 420 | 5          | 370   | 5           | 320   | 5   | 320   | 5   | 250 | MHz  |
|  | ×2    | 5   | 420 | 5          | 370   | 5           | 320   | 5   | 320   | 5   | 250 | MHz  |
|  | ×1    | 5   | 420 | 5          | 402.5 | 5           | 402.5 | 5   | 362   | 5   | 265 | MHz  |
|  | ×10   | 100 | 840 | 100        | 740   | 100         | 640   | 100 | 640   | 100 | 500 | Mbps |
|  | ×8    | 80  | 840 | 80         | 740   | 80          | 640   | 80  | 640   | 80  | 500 | Mbps |
|  | ×7    | 70  | 840 | 70         | 740   | 70          | 640   | 70  | 640   | 70  | 500 | Mbps |
| HSIODR   | ×4    | 40  | 840 | 40         | 740   | 40          | 640   | 40  | 640   | 40  | 500 | Mbps |
|  | ×2    | 20  | 840 | 20         | 740   | 20          | 640   | 20  | 640   | 20  | 500 | Mbps |
|  | ×1    | 10  | 420 | 10         | 402.5 | 10          | 402.5 | 10  | 362   | 10  | 265 | Mbps |
| t <sub>DUTY</sub>                                | —     | 45  | 55  | 45         | 55    | 45          | 55    | 45  | 55    | 45  | 55  | %    |
| TCCS   | —     | _   | 200 | _          | 200   | —           | 200   |     | 200   | —   | 200 | ps   |
| Output jitter<br>(peak to peak)                  | _     | _   | 500 | _          | 500   | _           | 550   |     | 600   | _   | 700 | ps   |
| t <sub>LOCK</sub> (2)                            | —     | —   | 1   | —          | 1     |             | 1     | —   | 1     | —   | 1   | ms   |

Table 1–34. True LVDS Transmitter Timing Specifications for Cyclone IV Devices <sup>(1), (3)</sup>

Notes to Table 1-34:

(1) Cyclone IV E—true LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Cyclone IV GX—true LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6.

(2)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices <sup>(1), (3)</sup> (Part 1 of 2)

| Symbol                             | Madaa | C6  |       | C7, 17 |       | C8, A7 |       | C8L, 18L |     | C9L |     | Unit |
|------------------------------------|-------|-----|-------|--------|-------|--------|-------|----------|-----|-----|-----|------|
|                                    | Modes | Min | Max   | Min    | Max   | Min    | Max   | Min      | Max | Min | Max | Unit |
|                                    | ×10   | 5   | 320   | 5      | 320   | 5      | 275   | 5        | 275 | 5   | 250 | MHz  |
|                                    | ×8    | 5   | 320   | 5      | 320   | 5      | 275   | 5        | 275 | 5   | 250 | MHz  |
| f <sub>HSCLK</sub> (input<br>clock | ×7    | 5   | 320   | 5      | 320   | 5      | 275   | 5        | 275 | 5   | 250 | MHz  |
| frequency)                         | ×4    | 5   | 320   | 5      | 320   | 5      | 275   | 5        | 275 | 5   | 250 | MHz  |
| 1 37                               | ×2    | 5   | 320   | 5      | 320   | 5      | 275   | 5        | 275 | 5   | 250 | MHz  |
|                                    | ×1    | 5   | 402.5 | 5      | 402.5 | 5      | 402.5 | 5        | 362 | 5   | 265 | MHz  |
|                                    | ×10   | 100 | 640   | 100    | 640   | 100    | 550   | 100      | 550 | 100 | 500 | Mbps |
|                                    | ×8    | 80  | 640   | 80     | 640   | 80     | 550   | 80       | 550 | 80  | 500 | Mbps |
| HSIODR                             | ×7    | 70  | 640   | 70     | 640   | 70     | 550   | 70       | 550 | 70  | 500 | Mbps |
| NSIUDN                             | ×4    | 40  | 640   | 40     | 640   | 40     | 550   | 40       | 550 | 40  | 500 | Mbps |
|                                    | ×2    | 20  | 640   | 20     | 640   | 20     | 550   | 20       | 550 | 20  | 500 | Mbps |
|                                    | ×1    | 10  | 402.5 | 10     | 402.5 | 10     | 402.5 | 10       | 362 | 10  | 265 | Mbps |

| Symbol                          | Madaa | C6  |     | C7, I7 |     | C8, A7 |     | C8L, 18L |     | C9L |     | Unit |
|---------------------------------|-------|-----|-----|--------|-----|--------|-----|----------|-----|-----|-----|------|
|                                 | Modes | Min | Max | Min    | Max | Min    | Max | Min      | Max | Min | Max | Unit |
| t <sub>DUTY</sub>               | —     | 45  | 55  | 45     | 55  | 45     | 55  | 45       | 55  | 45  | 55  | %    |
| TCCS                            | —     | _   | 200 | —      | 200 | _      | 200 | _        | 200 | —   | 200 | ps   |
| Output jitter<br>(peak to peak) | _     |     | 500 | _      | 500 | _      | 550 | _        | 600 | _   | 700 | ps   |
| t <sub>LOCK</sub> (2)           | _     |     | 1   | _      | 1   |        | 1   |          | 1   | _   | 1   | ms   |

### Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices <sup>(1), (3)</sup> (Part 2 of 2)

#### Notes to Table 1-35:

(1) Cyclone IV E—emulated LVDS transmitter is supported at the output pin of all I/O Banks.

Cyclone IV GX—emulated LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.

(2)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

| Symbol                    | Madaa | C6  |       | C7, | C7, I7 |     | C8, A7 |     | C8L, I8L |     | C9L |      |
|---------------------------|-------|-----|-------|-----|--------|-----|--------|-----|----------|-----|-----|------|
|                           | Modes | Min | Max   | Min | Max    | Min | Max    | Min | Max      | Min | Max | Unit |
|                           | ×10   | 10  | 437.5 | 10  | 370    | 10  | 320    | 10  | 320      | 10  | 250 | MHz  |
|                           | ×8    | 10  | 437.5 | 10  | 370    | 10  | 320    | 10  | 320      | 10  | 250 | MHz  |
| f <sub>HSCLK</sub> (input | ×7    | 10  | 437.5 | 10  | 370    | 10  | 320    | 10  | 320      | 10  | 250 | MHz  |
| clock<br>frequency)       | ×4    | 10  | 437.5 | 10  | 370    | 10  | 320    | 10  | 320      | 10  | 250 | MHz  |
| , ,,                      | ×2    | 10  | 437.5 | 10  | 370    | 10  | 320    | 10  | 320      | 10  | 250 | MHz  |
|                           | ×1    | 10  | 437.5 | 10  | 402.5  | 10  | 402.5  | 10  | 362      | 10  | 265 | MHz  |
|                           | ×10   | 100 | 875   | 100 | 740    | 100 | 640    | 100 | 640      | 100 | 500 | Mbps |
|                           | ×8    | 80  | 875   | 80  | 740    | 80  | 640    | 80  | 640      | 80  | 500 | Mbps |
| HSIODR                    | ×7    | 70  | 875   | 70  | 740    | 70  | 640    | 70  | 640      | 70  | 500 | Mbps |
| HOIDDN                    | ×4    | 40  | 875   | 40  | 740    | 40  | 640    | 40  | 640      | 40  | 500 | Mbps |
|                           | ×2    | 20  | 875   | 20  | 740    | 20  | 640    | 20  | 640      | 20  | 500 | Mbps |
|                           | ×1    | 10  | 437.5 | 10  | 402.5  | 10  | 402.5  | 10  | 362      | 10  | 265 | Mbps |
| SW                        | —     | _   | 400   | _   | 400    | _   | 400    | _   | 550      | —   | 640 | ps   |
| Input jitter<br>tolerance | _     | _   | 500   | _   | 500    | _   | 550    | _   | 600      | _   | 700 | ps   |
| t <sub>LOCK</sub> (2)     | —     | —   | 1     | _   | 1      | _   | 1      | —   | 1        | —   | 1   | ms   |

Table 1–36. LVDS Receiver Timing Specifications for Cyclone IV Devices (1), (3)

#### Notes to Table 1-36:

(1) Cyclone IV E—LVDS receiver is supported at all I/O Banks.

Cyclone IV GX—LVDS receiver is supported at I/O Banks 3, 4, 5, 6, 7, 8, and 9.

(2)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

### **External Memory Interface Specifications**

The external memory interfaces for Cyclone IV devices are auto-calibrating and easy to implement.

Table 1–44 and Table 1–45 list the IOE programmable delay for Cyclone IV GX devices.

|   | Number                            |          | Numbor        |        | Max Offset |       |       |       |       |    |  |
|---|-----------------------------------|----------|---------------|--------|------------|-------|-------|-------|-------|----|--|
| Parameter   | Paths<br>Affected                 | of       | Min<br>Offset | Fast ( | Corner     |       | Unit  |       |       |    |  |
|   |                                   | Settings |               | C6     | 17         | C6    | C7    | C8    | 17    |    |  |
| Input delay from pin to internal cells                                | Pad to I/O<br>dataout to<br>core  | 7        | 0             | 1.313  | 1.209      | 2.184 | 2.336 | 2.451 | 2.387 | ns |  |
| Input delay from pin to input register                                | Pad to I/O<br>input register      | 8        | 0             | 1.312  | 1.208      | 2.200 | 2.399 | 2.554 | 2.446 | ns |  |
| Delay from output<br>register to output pin                           | I/O output<br>register to<br>pad  | 2        | 0             | 0.438  | 0.404      | 0.751 | 0.825 | 0.886 | 0.839 | ns |  |
| Input delay from<br>dual-purpose clock pin<br>to fan-out destinations | Pad to global<br>clock<br>network | 12       | 0             | 0.713  | 0.682      | 1.228 | 1.41  | 1.566 | 1.424 | ns |  |

Notes to Table 1-44:

(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

|   |                                  | Number   | Min<br>Offset | Max Offset |        |       |            |       |       |    |
|---|----------------------------------|----------|---------------|------------|--------|-------|------------|-------|-------|----|
| Parameter   | Paths<br>Affected                | of       |               | Fast (     | Corner |       | Unit       |       |       |    |
|   |                                  | Settings |               | C6         | 17     | C6    | <b>C</b> 7 | C8    | 17    |    |
| Input delay from pin to internal cells                                | Pad to I/O<br>dataout to<br>core | 7        | 0             | 1.314      | 1.210  | 2.209 | 2.398      | 2.526 | 2.443 | ns |
| Input delay from pin to input register                                | Pad to I/O<br>input register     | 8        | 0             | 1.313      | 1.208  | 2.205 | 2.406      | 2.563 | 2.450 | ns |
| Delay from output<br>register to output pin                           | I/O output<br>register to<br>pad | 2        | 0             | 0.461      | 0.421  | 0.789 | 0.869      | 0.933 | 0.884 | ns |
| Input delay from<br>dual-purpose clock pin<br>to fan-out destinations | Pad to global<br>clock network   | 12       | 0             | 0.712      | 0.682  | 1.225 | 1.407      | 1.562 | 1.421 | ns |

Table 1–45. IOE Programmable Delay on Row Pins for Cyclone IV GX Devices (1), (2)

#### Notes to Table 1-45:

(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software

### Table 1-46. Glossary (Part 3 of 5)

| Letter | Term  | Definitions   |  |  |  |  |  |  |  |  |  |  |
|--------|---|---|--|--|--|--|--|--|--|--|--|--|
|        | R <sub>L</sub>  | Receiver differential input discrete resistor (external to Cyclone IV devices).   |  |  |  |  |  |  |  |  |  |  |
| R      | Receiver Input<br>Waveform<br>Receiver input<br>skew margin<br>(RSKM) | Receiver input waveform for LVDS and LVPECL differential standards:         Single-Ended Waveform $V_{ID}$ Positive Channel (p) = $V_{IH}$ Negative Channel (n) = $V_{IL}$ Ground         Differential Waveform (Mathematical Function of Positive & Negative Channel) $V_{ID}$ $V_{ID}$ $V_{ID}$ $V_{ID}$  |  |  |  |  |  |  |  |  |  |  |
|        |   | High-speed I/O block: The total margin left after accounting for the sampling window and TCCS.<br>RSKM = (TUI – SW – TCCS) / 2.   |  |  |  |  |  |  |  |  |  |  |
| S      | Single-ended<br>voltage-<br>referenced I/O<br>Standard                | VCCIO         VOH         VIH(DC)         VIH(DC)         VIH(DC)         VIL(AC)         Vol         Vol |  |  |  |  |  |  |  |  |  |  |
|        | SW (Sampling<br>Window)   | High-speed I/O block: The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window.  |  |  |  |  |  |  |  |  |  |  |