
## Intel - EP4CGX30CF23C6 Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Active  |
|--------------------------------|---|
| Number of LABs/CLBs            | 1840  |
| Number of Logic Elements/Cells | 29440   |
| Total RAM Bits                 | 1105920   |
| Number of I/O                  | 290   |
| Number of Gates                | -   |
| Voltage - Supply               | 1.16V ~ 1.24V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 484-BGA   |
| Supplier Device Package        | 484-FBGA (23x23)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/ep4cgx30cf23c6 |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Cyclone IV E industrial devices I7 are offered with extended operating temperature range.

# **Absolute Maximum Ratings**

Absolute maximum ratings define the maximum operating conditions for Cyclone IV devices. The values are based on experiments conducted with the device and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied at these conditions. Table 1–1 lists the absolute maximum ratings for Cyclone IV devices.



Conditions beyond those listed in Table 1–1 cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time have adverse effects on the device.

| Symbol                | Parameter  | Min  | Max  | Unit |
|-----------------------|--|------|------|------|
| V <sub>CCINT</sub>    | Core voltage, PCI Express <sup>®</sup> (PCIe <sup>®</sup> ) hard IP<br>block, and transceiver physical coding sublayer<br>(PCS) power supply | -0.5 | 1.8  | V    |
| V <sub>CCA</sub>      | Phase-locked loop (PLL) analog power supply  | -0.5 | 3.75 | V    |
| V <sub>CCD_PLL</sub>  | PLL digital power supply   | -0.5 | 1.8  | V    |
| V <sub>CCIO</sub>     | I/O banks power supply   | -0.5 | 3.75 | V    |
| V <sub>CC_CLKIN</sub> | Differential clock input pins power supply   | -0.5 | 4.5  | V    |
| V <sub>CCH_GXB</sub>  | Transceiver output buffer power supply   | -0.5 | 3.75 | V    |
| V <sub>CCA_GXB</sub>  | Transceiver physical medium attachment (PMA) and auxiliary power supply  | -0.5 | 3.75 | V    |
| V <sub>CCL_GXB</sub>  | Transceiver PMA and auxiliary power supply   | -0.5 | 1.8  | V    |
| VI                    | DC input voltage   | -0.5 | 4.2  | V    |
| I <sub>OUT</sub>      | DC output current, per pin   | -25  | 40   | mA   |
| T <sub>STG</sub>      | Storage temperature  | -65  | 150  | °C   |
| TJ                    | Operating junction temperature   | -40  | 125  | °C   |

Table 1–1. Absolute Maximum Ratings for Cyclone IV Devices (1)

Note to Table 1–1:

(1) Supply voltage specifications apply to voltage readings taken at the device pins with respect to ground, not at the power supply.

# **Maximum Allowed Overshoot or Undershoot Voltage**

During transitions, input signals may overshoot to the voltage shown in Table 1–2 and undershoot to –2.0 V for a magnitude of currents less than 100 mA and for periods shorter than 20 ns. Table 1–2 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the lifetime of the device. The maximum allowed overshoot duration is specified as a percentage of high-time over the lifetime of the device.

# **Recommended Operating Conditions**

This section lists the functional operation limits for AC and DC parameters for Cyclone IV devices. Table 1–3 and Table 1–4 list the steady-state voltage and current values expected from Cyclone IV E and Cyclone IV GX devices. All supplies must be strictly monotonic without plateaus.

Table 1–3. Recommended Operating Conditions for Cyclone IV E Devices <sup>(1), (2)</sup> (Part 1 of 2)

| Symbol                        | Parameter  | Conditions                                   | Min   | Тур | Max               | Unit |  |
|-------------------------------|--|--|-------|-----|-------------------|------|--|
| V <sub>ccint</sub> <i>(3)</i> | Supply voltage for internal logic, 1.2-V operation | _  | 1.15  | 1.2 | 1.25              | V    |  |
| VCCINT (")                    | Supply voltage for internal logic, 1.0-V operation |  |       |     |                   |      |  |
|                               | Supply voltage for output buffers, 3.3-V operation | _  | 3.135 | 3.3 | 3.465             | V    |  |
| V <sub>CCIO</sub> (3), (4)    | Supply voltage for output buffers, 3.0-V operation | _  | 2.85  | 3   | 3.15              | V    |  |
|                               | Supply voltage for output buffers, 2.5-V operation | _  | 2.375 | 2.5 | 2.625             | V    |  |
|                               | Supply voltage for output buffers, 1.8-V operation | _  | 1.71  | 1.8 | 1.89              | V    |  |
|                               | Supply voltage for output buffers, 1.5-V operation | _  | 1.425 | 1.5 | 1.575             | V    |  |
|                               | Supply voltage for output buffers, 1.2-V operation | _  | 1.14  | 1.2 | 1.26              | V    |  |
| V <sub>CCA</sub> <i>(3)</i>   | Supply (analog) voltage for PLL regulator          | _  | 2.375 | 2.5 | 2.625             | V    |  |
| V (3)                         | Supply (digital) voltage for PLL, 1.2-V operation  | _  | 1.15  | 1.2 | 1.25              | V    |  |
| V <sub>CCD_PLL</sub> (3)      | Supply (digital) voltage for PLL, 1.0-V operation  | —  | 0.97  | 1.0 | 1.03              | V    |  |
| VI                            | Input voltage                                      | —  | -0.5  | —   | 3.6               | V    |  |
| V <sub>0</sub>                | Output voltage                                     | —  | 0     | —   | V <sub>CCIO</sub> | V    |  |
|                               |  | For commercial use                           | 0     | —   | 85                | °C   |  |
| TJ                            | Operating junction temperature                     | For industrial use                           | -40   |     | 100               | °C   |  |
| IJ                            |  | For extended temperature                     | -40   | _   | 125               | °C   |  |
|                               |  | For automotive use                           | -40   |     | 125               | °C   |  |
| t <sub>RAMP</sub>             | Power supply ramp time                             | Standard power-on reset (POR) <sup>(5)</sup> | 50 µs |     | 50 ms             |      |  |
|                               |  | Fast POR (6)                                 | 50 µs |     | 3 ms              |      |  |

| Table 1–3. | Recommended Operating Conditions for Cyclone IV E Devices <sup>(1), (2</sup> | <sup>9</sup> (Part 2 of 2) |
|------------|--|----------------------------|
|------------|--|----------------------------|

| Symbol             | Parameter   | Conditions | Min | Тур | Max | Unit |
|--------------------|---|------------|-----|-----|-----|------|
| I <sub>Diode</sub> | Magnitude of DC current across<br>PCI-clamp diode when enable | _          | _   |     | 10  | mA   |

## Notes to Table 1–3:

 Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades.

(2)  $V_{CCI0}$  for all I/O banks must be powered up during device operation. All vCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.

(3)  $V_{CC}$  must rise monotonically.

(4) V<sub>CCI0</sub> powers all input buffers.

(5) The POR time for Standard POR ranges between 50 and 200 ms. Each individual power supply must reach the recommended operating range within 50 ms.

(6) The POR time for Fast POR ranges between 3 and 9 ms. Each individual power supply must reach the recommended operating range within 3 ms.

| Symbol                            | Parameter  | Conditions | Min   | Тур | Max   | Unit |
|-----------------------------------|--|------------|-------|-----|-------|------|
| V <sub>ccint</sub> <i>(3)</i>     | Core voltage, PCIe hard IP block, and transceiver PCS power supply |            | 1.16  | 1.2 | 1.24  | V    |
| V <sub>CCA</sub> (1), (3)         | PLL analog power supply  | _          | 2.375 | 2.5 | 2.625 | V    |
| V <sub>CCD_PLL</sub> <i>(2)</i>   | PLL digital power supply   | _          | 1.16  | 1.2 | 1.24  | V    |
|                                   | I/O banks power supply for 3.3-V operation                         | —          | 3.135 | 3.3 | 3.465 | V    |
| V <sub>CCIO</sub> <i>(3), (4)</i> | I/O banks power supply for 3.0-V operation                         | —          | 2.85  | 3   | 3.15  | V    |
|                                   | I/O banks power supply for 2.5-V operation                         | _          | 2.375 | 2.5 | 2.625 | V    |
|                                   | I/O banks power supply for 1.8-V operation                         | —          | 1.71  | 1.8 | 1.89  | V    |
|                                   | I/O banks power supply for 1.5-V operation                         | —          | 1.425 | 1.5 | 1.575 | V    |
|                                   | I/O banks power supply for 1.2-V operation                         | _          | 1.14  | 1.2 | 1.26  | V    |
|                                   | Differential clock input pins power supply for 3.3-V operation     | —          | 3.135 | 3.3 | 3.465 | V    |
|                                   | Differential clock input pins power supply for 3.0-V operation     | —          | 2.85  | 3   | 3.15  | V    |
| V <sub>CC_CLKIN</sub>             | Differential clock input pins power supply for 2.5-V operation     | —          | 2.375 | 2.5 | 2.625 | V    |
| (3), (5), (6)                     | Differential clock input pins power supply for 1.8-V operation     | —          | 1.71  | 1.8 | 1.89  | V    |
|                                   | Differential clock input pins power supply for 1.5-V operation     | —          | 1.425 | 1.5 | 1.575 | V    |
|                                   | Differential clock input pins power supply for 1.2-V operation     | —          | 1.14  | 1.2 | 1.26  | V    |
| V <sub>CCH_GXB</sub>              | Transceiver output buffer power supply                             | _          | 2.375 | 2.5 | 2.625 | V    |

## Table 1–4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 1 of 2)

| Symbol               | Parameter  | Parameter Conditions Mir                        |       |     |                   |    |
|----------------------|--|---|-------|-----|-------------------|----|
| V <sub>CCA_GXB</sub> | Transceiver PMA and auxiliary power supply                     | _   | 2.375 | 2.5 | 2.625             | V  |
| V <sub>CCL_GXB</sub> | Transceiver PMA and auxiliary power supply                     | _   | 1.16  | 1.2 | 1.24              | V  |
| VI                   | DC input voltage   | —   | -0.5  |     | 3.6               | V  |
| V <sub>0</sub>       | DC output voltage  | —   | 0     | —   | V <sub>CCIO</sub> | V  |
| т                    | Operating junction temperature                                 | For commercial use                              | 0     | —   | 85                | °C |
| TJ                   | Operating junction temperature                                 | For industrial use                              | -40   |     | 100               | °C |
| t <sub>RAMP</sub>    | Power supply ramp time   | Standard power-on reset<br>(POR) <sup>(7)</sup> | 50 µs | _   | 50 ms             | _  |
|                      |  | Fast POR <sup>(8)</sup>                         | 50 µs |     | 3 ms              | _  |
| I <sub>Diode</sub>   | Magnitude of DC current across<br>PCI-clamp diode when enabled | _   | _     | _   | 10                | mA |

Table 1-4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 2 of 2)

#### Notes to Table 1-4:

- (1) All VCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.
- (2) You must connect  $V_{CCD PLL}$  to  $V_{CCINT}$  through a decoupling capacitor and ferrite bead.
- (3) Power supplies must rise monotonically.
- (4) V<sub>CCI0</sub> for all I/O banks must be powered up during device operation. Configurations pins are powered up by V<sub>CCI0</sub> of I/O Banks 3, 8, and 9 where I/O Banks 3 and 9 only support V<sub>CCI0</sub> of 1.5, 1.8, 2.5, 3.0, and 3.3 V. For fast passive parallel (FPP) configuration mode, the V<sub>CCI0</sub> level of I/O Bank 8 must be powered up to 1.5, 1.8, 2.5, 3.0, and 3.3 V.
- (5) You must set  $V_{CC_{CLKIN}}$  to 2.5 V if you use CLKIN as a high-speed serial interface (HSSI) refclk or as a DIFFCLK input.
- (6) The CLKIN pins in I/O Banks 3B and 8B can support single-ended I/O standard when the pins are used to clock left PLLs in non-transceiver applications.
- (7) The POR time for Standard POR ranges between 50 and 200 ms. V<sub>CCINT</sub>, V<sub>CCA</sub>, and V<sub>CCIO</sub> of I/O Banks 3, 8, and 9 must reach the recommended operating range within 50 ms.
- (8) The POR time for Fast POR ranges between 3 and 9 ms. V<sub>CCINT</sub>, V<sub>CCA</sub>, and V<sub>CCIO</sub> of I/O Banks 3, 8, and 9 must reach the recommended operating range within 3 ms.

# **ESD** Performance

This section lists the electrostatic discharge (ESD) voltages using the human body model (HBM) and charged device model (CDM) for Cyclone IV devices general purpose I/Os (GPIOs) and high-speed serial interface (HSSI) I/Os. Table 1–5 lists the ESD for Cyclone IV devices GPIOs and HSSI I/Os.

| Table 1–5. ESD for Cyclone IV Devices GPIOs and HSSI I/0 |
|--|
|--|

| Symbol              | Parameter  | Passing Voltage | Unit |
|---------------------|--|-----------------|------|
| M                   | ESD voltage using the HBM (GPIOs) <sup>(1)</sup> | ± 2000          | V    |
| V <sub>ESDHBM</sub> | ESD using the HBM (HSSI I/Os) <sup>(2)</sup>     | ± 1000          | V    |
| N                   | ESD using the CDM (GPIOs)                        | ± 500           | V    |
| VESDCDM             | ESD using the CDM (HSSI I/Os) <sup>(2)</sup>     | ± 250           | V    |

#### Notes to Table 1-5:

(1) The passing voltage for EP4CGX15 and EP4CGX30 row I/Os is ±1000V.

(2) This value is applicable only to Cyclone IV GX devices.

# **DC Characteristics**

This section lists the I/O leakage current, pin capacitance, on-chip termination (OCT) tolerance, and bus hold specifications for Cyclone IV devices.

# **Supply Current**

The device supply current requirement is the minimum current drawn from the power supply pins that can be used as a reference for power size planning. Use the Excel-based early power estimator (EPE) to get the supply current estimates for your design because these currents vary greatly with the resources used. Table 1–6 lists the I/O pin leakage current for Cyclone IV devices.

Table 1–6. I/O Pin Leakage Current for Cyclone IV Devices (1), (2)

| Symbol          | Parameter                            | Conditions                            | Device | Min | Тур | Max | Unit |
|-----------------|--------------------------------------|---------------------------------------|--------|-----|-----|-----|------|
| I <sub>I</sub>  | Input pin leakage current            | $V_{I} = 0 V \text{ to } V_{CCIOMAX}$ | _      | -10 | _   | 10  | μA   |
| I <sub>OZ</sub> | Tristated I/O pin leakage<br>current | $V_0 = 0 V$ to $V_{CCIOMAX}$          |        | -10 |     | 10  | μΑ   |

Notes to Table 1-6:

(1) This value is specified for normal device operation. The value varies during device power-up. This applies for all V<sub>CCI0</sub> settings (3.3, 3.0, 2.5, 1.8, 1.5, and 1.2 V).

(2) The 10  $\mu$ A I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be observed when the diode is on.

# **Bus Hold**

The bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 1–7 lists bus hold specifications for Cyclone IV devices.

 Table 1–7. Bus Hold Parameter for Cyclone IV Devices (Part 1 of 2)<sup>(1)</sup>

|  |   |     |      |     |      |     | V <sub>ccio</sub> | (V) |      |     |      |     |      |      |
|--|---|-----|------|-----|------|-----|-------------------|-----|------|-----|------|-----|------|------|
| Parameter                                  | Condition   | 1.2 |      | 1.5 |      | 1.8 |                   | 2.5 |      | 3.0 |      | 3.3 |      | Unit |
|  |   | Min | Max  | Min | Max  | Min | Max               | Min | Max  | Min | Max  | Min | Max  |      |
| Bus hold<br>low,<br>sustaining<br>current  | V <sub>IN</sub> > V <sub>IL</sub><br>(maximum)                | 8   | _    | 12  | _    | 30  | _                 | 50  | _    | 70  | _    | 70  | _    | μА   |
| Bus hold<br>high,<br>sustaining<br>current | V <sub>IN</sub> < V <sub>IL</sub><br>(minimum)                | -8  | _    | -12 | _    | -30 |                   | -50 | _    | -70 | _    | -70 | _    | μΑ   |
| Bus hold<br>low,<br>overdrive<br>current   | $0 V < V_{\rm IN} < V_{\rm CCI0}$                             | _   | 125  |     | 175  | _   | 200               | _   | 300  |     | 500  |     | 500  | μА   |
| Bus hold<br>high,<br>overdrive<br>current  | $0 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{CCIO}}$ | _   | -125 | _   | -175 |     | -200              |     | -300 |     | -500 |     | -500 | μА   |

| Parameter              |           |     |     |       |       |         | V <sub>ccio</sub> | (V) |     |     |     |     |     |     |  |         |     |  |
|------------------------|-----------|-----|-----|-------|-------|---------|-------------------|-----|-----|-----|-----|-----|-----|-----|--|---------|-----|--|
|                        | Condition | 1   | .2  | 1.5   |       | 1.8 2.5 |                   | 1.8 |     | 2.5 |     | 3.0 |     | 3.0 |  | 3.0 3.3 | 3.3 |  |
|                        |           | Min | Max | Min   | Max   | Min     | Max               | Min | Max | Min | Max | Min | Max |     |  |         |     |  |
| Bus hold trip<br>point | —         | 0.3 | 0.9 | 0.375 | 1.125 | 0.68    | 1.07              | 0.7 | 1.7 | 0.8 | 2   | 0.8 | 2   | V   |  |         |     |  |

Table 1–7. Bus Hold Parameter for Cyclone IV Devices (Part 2 of 2)<sup>(1)</sup>

Note to Table 1-7:

(1) Bus hold trip points are based on the calculated input voltages from the JEDEC standard.

# **OCT Specifications**

Table 1–8 lists the variation of OCT without calibration across process, temperature, and voltage (PVT).

|                                   |                       | Resistance         | e Tolerance   |      |
|-----------------------------------|-----------------------|--------------------|---|------|
| Description                       | V <sub>CCIO</sub> (V) | Commercial Maximum | Industrial, Extended<br>industrial, and<br>Automotive Maximum | Unit |
|                                   | 3.0                   | ±30                | ±40   | %    |
|                                   | 2.5                   | ±30                | ±40   | %    |
| Series OCT without<br>calibration | 1.8                   | ±40                | ±50   | %    |
|                                   | 1.5                   | ±50                | ±50   | %    |
|                                   | 1.2                   | ±50                | ±50   | %    |

OCT calibration is automatically performed at device power-up for OCT-enabled I/Os.

Table 1–9 lists the OCT calibration accuracy at device power-up.

|                       |                       | Calibratio         | n Accuracy  |      |
|-----------------------|-----------------------|--------------------|---|------|
| Description           | V <sub>CCIO</sub> (V) | Commercial Maximum | Industrial, Extended<br>industrial, and<br>Automotive Maximum | Unit |
|                       | 3.0                   | ±10                | ±10   | %    |
| Series OCT with       | 2.5                   | ±10                | ±10   | %    |
| calibration at device | 1.8                   | ±10                | ±10   | %    |
| power-up              | 1.5                   | ±10                | ±10   | %    |
|                       | 1.2                   | ±10                | ±10   | %    |

| I/O                    |         | V <sub>ccio</sub> (V) | CIO (V) V <sub>REF</sub> (V) |  |   |   |                            |                            |                            |
|------------------------|---------|-----------------------|------------------------------|--|---|---|----------------------------|----------------------------|----------------------------|
| Standard               | Min Typ |                       | Max                          | Min  | Тур   | Max   | Min                        | Тур                        | Max                        |
| SSTL-2<br>Class I, II  | 2.375   | 2.5                   | 2.625                        | 1.19   | 1.25  | 1.31  | V <sub>REF</sub> –<br>0.04 | V <sub>REF</sub>           | V <sub>REF</sub> +<br>0.04 |
| SSTL-18<br>Class I, II | 1.7     | 1.8                   | 1.9                          | 0.833  | 0.9   | 0.969   | V <sub>REF</sub> –<br>0.04 | V <sub>REF</sub>           | V <sub>REF</sub> + 0.04    |
| HSTL-18<br>Class I, II | 1.71    | 1.8                   | 1.89                         | 0.85   | 0.9   | 0.95  | 0.85                       | 0.9                        | 0.95                       |
| HSTL-15<br>Class I, II | 1.425   | 1.5                   | 1.575                        | 0.71   | 0.75  | 0.79  | 0.71                       | 0.75                       | 0.79                       |
| HSTL-12<br>Class I, II | 1.14    | 1.2                   | 1.26                         | 0.48 x V <sub>CCI0</sub> (3)<br>0.47 x V <sub>CCI0</sub> (4) | $\begin{array}{c} 0.5 \mbox{ x } V_{\rm CC10} \ \ {}^{(3)} \\ 0.5 \mbox{ x } V_{\rm CC10} \ \ {}^{(4)} \end{array}$ | $\begin{array}{l} 0.52 \times V_{\rm CCI0} \ {}^{(3)} \\ 0.53 \times V_{\rm CCI0} \ {}^{(4)} \end{array}$ | _                          | 0.5 x<br>V <sub>CCIO</sub> | _                          |

## Notes to Table 1–16:

(1) For an explanation of terms used in Table 1–16, refer to "Glossary" on page 1–37.

(2)  $\,\,V_{TT}$  of the transmitting device must track  $V_{REF}$  of the receiving device.

(3) Value shown refers to DC input reference voltage,  $V_{\text{REF(DC)}}.$ 

(4) Value shown refers to AC input reference voltage,  $V_{\text{REF(AC)}}$ .

| Table 1-17. | Single-Ended SSTL and HST | L I/O Standards Signal S | Specifications for C | yclone IV Devices |
|-------------|---------------------------|--------------------------|----------------------|-------------------|
|-------------|---------------------------|--------------------------|----------------------|-------------------|

| I/O                 | V <sub>IL(DC)</sub> (V) |                             | VIII                        | <sub>I(DC)</sub> (V)     | V <sub>IL(</sub> | <sub>AC)</sub> (V)         | VIH                        | <sub>(AC)</sub> (V)         | V <sub>OL</sub> (V)         | V <sub>oh</sub> (V)         | I <sub>OL</sub> | I <sub>oh</sub> |
|---------------------|-------------------------|-----------------------------|-----------------------------|--------------------------|------------------|----------------------------|----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------|-----------------|
| Standard            | Min                     | Max                         | Min                         | Max Min Max Min Max Max  |                  | Max                        | Min                        | (mĀ)                        | (mÄ)                        |                             |                 |                 |
| SSTL-2<br>Class I   |                         | V <sub>REF</sub> –<br>0.18  | V <sub>REF</sub> + 0.18     | _                        |                  | V <sub>REF</sub> –<br>0.35 | V <sub>REF</sub> +<br>0.35 | —                           | V <sub>ττ</sub> –<br>0.57   | V <sub>TT</sub> +<br>0.57   | 8.1             | -8.1            |
| SSTL-2<br>Class II  | _                       | V <sub>REF</sub> –<br>0.18  | V <sub>REF</sub> + 0.18     | —                        | _                | V <sub>REF</sub> –<br>0.35 | V <sub>REF</sub> + 0.35    | —                           | V <sub>TT</sub> –<br>0.76   | V <sub>TT</sub> +<br>0.76   | 16.4            | -16.4           |
| SSTL-18<br>Class I  | _                       | V <sub>REF</sub> –<br>0.125 | V <sub>REF</sub> +<br>0.125 | —                        | _                | V <sub>REF</sub> –<br>0.25 | V <sub>REF</sub> +<br>0.25 | —                           | V <sub>TT</sub> –<br>0.475  | V <sub>TT</sub> +<br>0.475  | 6.7             | -6.7            |
| SSTL-18<br>Class II | _                       | V <sub>REF</sub> –<br>0.125 | V <sub>REF</sub> +<br>0.125 | _                        | _                | V <sub>REF</sub> –<br>0.25 | V <sub>REF</sub> +<br>0.25 | —                           | 0.28                        | V <sub>CCI0</sub> –<br>0.28 | 13.4            | -13.4           |
| HSTL-18<br>Class I  | _                       | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | —                        | _                | V <sub>REF</sub> –<br>0.2  | V <sub>REF</sub> + 0.2     | —                           | 0.4                         | V <sub>CCI0</sub> –<br>0.4  | 8               | -8              |
| HSTL-18<br>Class II | _                       | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | —                        | _                | V <sub>REF</sub> –<br>0.2  | V <sub>REF</sub> + 0.2     | —                           | 0.4                         | V <sub>CCIO</sub> –<br>0.4  | 16              | -16             |
| HSTL-15<br>Class I  | _                       | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | —                        | _                | V <sub>REF</sub> –<br>0.2  | V <sub>REF</sub> + 0.2     | —                           | 0.4                         | V <sub>CCIO</sub> –<br>0.4  | 8               | -8              |
| HSTL-15<br>Class II | _                       | V <sub>REF</sub> –<br>0.1   | V <sub>REF</sub> + 0.1      | _                        | _                | V <sub>REF</sub> –<br>0.2  | V <sub>REF</sub> + 0.2     | _                           | 0.4                         | V <sub>CCI0</sub> –<br>0.4  | 16              | -16             |
| HSTL-12<br>Class I  | -0.15                   | V <sub>REF</sub> -<br>0.08  | V <sub>REF</sub> +<br>0.08  | V <sub>CCI0</sub> + 0.15 | -0.24            | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> +<br>0.15 | V <sub>CCI0</sub> + 0.24    | 0.25 ×<br>V <sub>CCI0</sub> | 0.75 ×<br>V <sub>CCIO</sub> | 8               | -8              |
| HSTL-12<br>Class II | -0.15                   | V <sub>REF</sub> –<br>0.08  | V <sub>REF</sub> +<br>0.08  | V <sub>CCI0</sub> + 0.15 | -0.24            | V <sub>REF</sub> –<br>0.15 | V <sub>REF</sub> +<br>0.15 | V <sub>CCI0</sub> +<br>0.24 | 0.25 ×<br>V <sub>CCIO</sub> | 0.75 ×<br>V <sub>CCIO</sub> | 14              | -14             |

| 1/0 Ober devid                               | V <sub>CCIO</sub> (V) |     |       | V <sub>ID</sub> ( | (mV) |      | V <sub>ICM</sub> (V) <i>(2)</i>  |      |                      | <sub>D</sub> (mV) | (3) | V <sub>0S</sub> (V) <sup>(3)</sup> |      |       |  |
|--|-----------------------|-----|-------|-------------------|------|------|--|------|----------------------|-------------------|-----|------------------------------------|------|-------|--|
| I/O Standard                                 | Min                   | Тур | Max   | Min               | Max  | Min  | Condition  | Max  | lax Min <sup>·</sup> |                   | Max | Min                                | Тур  | Max   |  |
|  |                       |     |       |                   |      | 0.05 | $D_{MAX} \leq ~500~Mbps$   | 1.80 |                      |                   |     |                                    |      |       |  |
| LVDS<br>(Column<br>I/Os)                     | 2.375                 | 2.5 | 2.625 | 100               | _    | 0.55 | $\begin{array}{l} 500 \mbox{ Mbps} \leq D_{MAX} \\ \leq \mbox{ 700 } \mbox{ Mbps} \end{array}$ | 1.80 | 247                  | _                 | 600 | 1.125                              | 1.25 | 1.375 |  |
| ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,      |                       |     |       |                   |      | 1.05 | D <sub>MAX</sub> > 700 Mbps  | 1.55 |                      |                   |     |                                    |      |       |  |
| BLVDS (Row<br>I/Os) <sup>(4)</sup>           | 2.375                 | 2.5 | 2.625 | 100               | _    | _    | _  | _    | _                    | _                 | _   |                                    |      | _     |  |
| BLVDS<br>(Column<br>I/Os) <sup>(4)</sup>     | 2.375                 | 2.5 | 2.625 | 100               | _    | _    | _  | _    | _                    |                   | _   | _                                  | _    |       |  |
| mini-LVDS<br>(Row I/Os)<br>(5)               | 2.375                 | 2.5 | 2.625 | _                 | _    | _    | _  | _    | 300                  | _                 | 600 | 1.0                                | 1.2  | 1.4   |  |
| mini-LVDS<br>(Column<br>I/Os) <sup>(5)</sup> | 2.375                 | 2.5 | 2.625 | _                 | _    |      | _  | _    | 300                  | _                 | 600 | 1.0                                | 1.2  | 1.4   |  |
| RSDS® (Row<br>I/Os) <sup>(5)</sup>           | 2.375                 | 2.5 | 2.625 | _                 | _    | _    | _  | _    | 100                  | 200               | 600 | 0.5                                | 1.2  | 1.5   |  |
| RSDS<br>(Column<br>I/Os) <sup>(5)</sup>      | 2.375                 | 2.5 | 2.625 | _                 | _    | _    | _  | _    | 100                  | 200               | 600 | 0.5                                | 1.2  | 1.5   |  |
| PPDS (Row<br>I/Os) <i>(</i> 5)               | 2.375                 | 2.5 | 2.625 | —                 | _    |      | —  |      | 100                  | 200               | 600 | 0.5                                | 1.2  | 1.4   |  |
| PPDS<br>(Column<br>I/Os) <sup>(5)</sup>      | 2.375                 | 2.5 | 2.625 |                   |      |      | _  |      | 100                  | 200               | 600 | 0.5                                | 1.2  | 1.4   |  |

| Table 1-20. | Differential I/O Standard S | pecifications for C | yclone IV Devices <sup>(1)</sup> | (Part 2 of 2) |
|-------------|-----------------------------|---------------------|----------------------------------|---------------|
|-------------|-----------------------------|---------------------|----------------------------------|---------------|

## Notes to Table 1-20:

(1) For an explanation of terms used in Table 1–20, refer to "Glossary" on page 1–37.

(2)  $~V_{IN}$  range: 0 V  $\leq V_{IN} \leq$  1.85 V.

 $(3) \quad R_L \text{ range: } 90 \leq \ R_L \leq \ 110 \ \Omega \, .$ 

(4) There are no fixed  $V_{\rm IN},\,V_{\rm OD},\, and\,V_{\rm OS}$  specifications for BLVDS. They depend on the system topology.

(5) The Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins.

(6) The LVPECL I/O standard is only supported on dedicated clock input pins. This I/O standard is not supported for output pins.

| Symbol/  |  | C6       |              |  | C7, 17 |                        |                                  | C8   |              |                                  | 11 14 |
|--|--|----------|--------------|--|--------|------------------------|----------------------------------|------|--------------|----------------------------------|-------|
| Description  | Conditions   | Min      | Тур          | Max  | Min    | Тур                    | Max                              | Min  | Тур          | Max                              | Unit  |
| Receiver   |  |          |              |  | •      | •                      |                                  | •    | •            |                                  |       |
| Supported I/O<br>Standards   | 1.4 V PCML,<br>1.5 V PCML,<br>2.5 V PCML,<br>LVPECL, LVDS                      |          |              |  |        |                        |                                  |      |              |                                  |       |
| Data rate (F324 and smaller package) <sup>(15)</sup>   | _  | 600      | _            | 2500   | 600    | _                      | 2500                             | 600  | _            | 2500                             | Mbps  |
| Data rate (F484 and<br>larger package) <sup>(15)</sup>   | —  | 600      | _            | 3125   | 600    | _                      | 3125                             | 600  | _            | 2500                             | Mbps  |
| Absolute V <sub>MAX</sub> for a receiver pin <i>(3)</i>  | —  | _        | _            | 1.6  | _      | _                      | 1.6                              | _    | _            | 1.6                              | V     |
| Operational V <sub>MAX</sub> for a receiver pin  | —  | _        | _            | 1.5  | _      | _                      | 1.5                              | _    | _            | 1.5                              | V     |
| Absolute V <sub>MIN</sub> for a receiver pin   | _  | -0.4     | _            | _  | -0.4   | _                      | _                                | -0.4 | _            | _                                | V     |
| Peak-to-peak<br>differential input<br>voltage V <sub>ID</sub> (diff p-p)                       | V <sub>ICM</sub> = 0.82 V<br>setting, Data Rate<br>= 600 Mbps to<br>3.125 Gbps | 0.1      | _            | 2.7  | 0.1    | _                      | 2.7                              | 0.1  | _            | 2.7                              | V     |
| V <sub>ICM</sub>   | V <sub>ICM</sub> = 0.82 V<br>setting   | _        | 820 ±<br>10% | _  | _      | 820 ±<br>10%           | _                                | _    | 820 ±<br>10% | _                                | mV    |
| Differential on-chip   | 100– $\Omega$ setting  |          | 100          | —  | _      | 100                    |                                  | —    | 100          | —                                | Ω     |
| termination resistors  | 150– $\Omega$ setting  | —        | 150          | _  | _      | 150                    |                                  | _    | 150          | —                                | Ω     |
| Differential and<br>common mode<br>return loss   | PIPE, Serial<br>Rapid I/O SR,<br>SATA, CPRI LV,<br>SDI, XAUI                   |          |              |  |        | Compliant              | Ľ                                |      |              |                                  | _     |
| Programmable ppm<br>detector <sup>(4)</sup>  | —  |          |              |  | ± 62.5 | , 100, 128<br>250, 300 |                                  |      |              |                                  | ppm   |
| Clock data recovery<br>(CDR) ppm<br>tolerance (without<br>spread-spectrum<br>clocking enabled) |  |          |              | ±300 <i>(5)</i> ,<br>±350<br><i>(6)</i> , <i>(7)</i> |        |                        | ±300<br>(5),<br>±350<br>(6), (7) |      | _            | ±300<br>(5),<br>±350<br>(6), (7) | ppm   |
| CDR ppm tolerance<br>(with synchronous<br>spread-spectrum<br>clocking enabled) <sup>(8)</sup>  | _  | _        |              | 350 to<br>5350<br>(7), (9)                           | _      |                        | 350 to<br>5350<br>(7), (9)       | _    |              | 350 to<br>5350<br>(7), (9)       | ppm   |
| Run length   | —  |          | 80           |  | —      | 80                     | _                                | —    | 80           |                                  | UI    |
|  | No Equalization  |          | _            | 1.5  | —      | _                      | 1.5                              | —    | _            | 1.5                              | dB    |
| Programmable   | Medium Low   |          | _            | 4.5  | _      | _                      | 4.5                              | _    |              | 4.5                              | dB    |
| equalization   | Medium High  |          | _            | 5.5  | —      |                        | 5.5                              | —    | _            | 5.5                              | dB    |
|  | High   | <b>—</b> |              | 7  | -      | _                      | 7                                | -    | _            | 7                                | dB    |

| Table 1–21. | Transceiver S  | necification fo | r Cyclone | IV GX Devices | (Part 2 of 4)   |
|-------------|----------------|-----------------|-----------|---------------|-----------------|
|             | Inalisourior o | poontioution to |           | 11 UN DU11003 | (1 41 ( 2 01 4) |

| Symbol/   | 0  |     | <b>C6</b> |       |     | C7, I7   |       |     | <b>C</b> 8 |       |                                       |
|---|--|-----|-----------|-------|-----|----------|-------|-----|------------|-------|---------------------------------------|
| Description   | Conditions   | Min | Тур       | Max   | Min | Тур      | Max   | Min | Тур        | Max   | Unit                                  |
| Signal detect/loss<br>threshold   | PIPE mode  | 65  | _         | 175   | 65  | _        | 175   | 65  | _          | 175   | mV                                    |
| t <sub>LTR</sub> (10)   | _  |     |           | 75    |     |          | 75    |     |            | 75    | μs                                    |
| t <sub>LTR-LTD_Manual</sub> (11)  | —  | 15  | _         | _     | 15  | —        | —     | 15  | _          | —     | μs                                    |
| t <sub>LTD</sub> (12)   | —  | 0   | 100       | 4000  | 0   | 100      | 4000  | 0   | 100        | 4000  | ns                                    |
| t <sub>LTD_Manual</sub> (13)  | —  |     |           | 4000  | —   | —        | 4000  |     |            | 4000  | ns                                    |
| t <sub>LTD_Auto</sub> (14)  |  | _   |           | 4000  | _   | _        | 4000  | _   |            | 4000  | ns                                    |
| Receiver buffer and<br>CDR offset<br>cancellation time<br>(per channel) | _  |     |           | 17000 | _   | _        | 17000 |     | _          | 17000 | recon<br>fig_c<br>lk<br><b>cycles</b> |
|   | DC Gain Setting =<br>0                                       | _   | 0         |       | _   | 0        | _     | _   | 0          | _     | dB                                    |
| Programmable DC<br>gain   | DC Gain Setting =<br>1                                       | _   | 3         | _     | _   | 3        | _     |     | 3          | _     | dB                                    |
|   | DC Gain Setting =<br>2                                       | _   | 6         | _     | _   | 6        | _     |     | 6          | _     | dB                                    |
| Transmitter   |  |     |           |       |     |          |       |     |            |       |                                       |
| Supported I/O<br>Standards  | 1.5 V PCML   |     |           |       |     |          |       |     |            |       |                                       |
| Data rate (F324 and smaller package)                                    | _  | 600 | _         | 2500  | 600 | _        | 2500  | 600 | _          | 2500  | Mbps                                  |
| Data rate (F484 and larger package)                                     | _  | 600 | _         | 3125  | 600 | _        | 3125  | 600 | _          | 2500  | Mbps                                  |
| V <sub>OCM</sub>  | 0.65 V setting   |     | 650       | —     | —   | 650      | —     | _   | 650        | —     | mV                                    |
| Differential on-chip  | 100– $\Omega$ setting  |     | 100       |       | —   | 100      | —     | _   | 100        | —     | Ω                                     |
| termination resistors   | 150– $\Omega$ setting  |     | 150       | _     | —   | 150      | —     |     | 150        | —     | Ω                                     |
| Differential and<br>common mode<br>return loss                          | PIPE, CPRI LV,<br>Serial Rapid I/O<br>SR, SDI, XAUI,<br>SATA |     |           |       | ·   | Complian | t     |     |            |       | _                                     |
| Rise time   |  | 50  |           | 200   | 50  |          | 200   | 50  |            | 200   | ps                                    |
| Fall time   | —  | 50  |           | 200   | 50  | —        | 200   | 50  |            | 200   | ps                                    |
| Intra-differential pair<br>skew   | —  | _   | _         | 15    | -   | -        | 15    | _   | _          | 15    | ps                                    |
| Intra-transceiver<br>block skew   | —  |     | _         | 120   | -   | _        | 120   | _   | _          | 120   | ps                                    |

## Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 3 of 4)

| Symbol                                    | Parameter  | Min | Тур     | Max  | Unit              |
|---|--|-----|---------|------|-------------------|
| t <sub>dlock</sub>                        | Time required to lock dynamically (after switchover,<br>reconfiguring any non-post-scale counters/delays or<br>areset is deasserted) | _   | _       | 1    | ms                |
| t <sub>outjitter_period_dedclk</sub> (6)  | Dedicated clock output period jitter $F_{OUT} \ge 100 \text{ MHz}$   | _   | _       | 300  | ps                |
|   | F <sub>OUT</sub> < 100 MHz   | _   | —       | 30   | mUI               |
| t <sub>outjitter_ccj_dedclk</sub> (6)     | Dedicated clock output cycle-to-cycle jitter $F_{OUT} \ge 100 \text{ MHz}$   | _   | _       | 300  | ps                |
|   | F <sub>OUT</sub> < 100 MHz   | _   | _       | 30   | mUI               |
| t <sub>outjitter_period_10</sub> (6)      | Regular I/O period jitter $F_{OUT} \ge 100 \text{ MHz}$  | _   | _       | 650  | ps                |
|   | F <sub>OUT</sub> < 100 MHz   | —   | _       | 75   | mUI               |
| t <sub>outjitter_ccj_io</sub> <i>(6)</i>  | Regular I/O cycle-to-cycle jitter $F_{OUT} \ge 100 \text{ MHz}$  | _   | _       | 650  | ps                |
|   | F <sub>OUT</sub> < 100 MHz   | —   | _       | 75   | mUI               |
| t <sub>PLL_PSERR</sub>                    | Accuracy of PLL phase shift  | —   | _       | ±50  | ps                |
| t <sub>ARESET</sub>                       | Minimum pulse width on areset signal.  | 10  | _       |      | ns                |
| t <sub>CONFIGPLL</sub>                    | Time required to reconfigure scan chains for PLLs  | _   | 3.5 (7) |      | SCANCLK<br>cycles |
| f <sub>scanclk</sub>                      | scanclk frequency  | —   | —       | 100  | MHz               |
| t <sub>casc_outjitter_period_dedclk</sub> | Period jitter for dedicated clock output in cascaded PLLs ( $F_{OUT} \ge 100 \text{ MHz}$ )  | _   | _       | 425  | ps                |
| (8), (9)                                  | Period jitter for dedicated clock output in cascaded PLLs ( $F_{OUT} < 100 \text{ MHz}$ )  | _   |         | 42.5 | mUI               |

| Table 1-25. | PLL Specifications | s for Cyclone IV Devices <sup>(1),</sup> | <sup>(2)</sup> (Part 2 of 2) |
|-------------|--------------------|--|------------------------------|
|-------------|--------------------|--|------------------------------|

### Notes to Table 1-25:

- (1) This table is applicable for general purpose PLLs and multipurpose PLLs.
- (2) You must connect  $V_{\text{CCD\_PLL}}$  to  $V_{\text{CCINT}}$  through the decoupling capacitor and ferrite bead.
- (3) This parameter is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (4) The V<sub>C0</sub> frequency reported by the Quartus II software in the PLL Summary section of the compilation report takes into consideration the V<sub>C0</sub> post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f<sub>VC0</sub> specification.
- (5) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less than 200 ps.
- (6) Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL when an input jitter of 30 ps is applied.
- (7) With 100-MHz scanclk frequency.
- (8) The cascaded PLLs specification is applicable only with the following conditions:
  - $\blacksquare \quad Upstream \ PLL {----}0.59 \ MHz \leq Upstream \ PLL \ bandwidth < 1 \ MHz$
  - Downstream PLL—Downstream PLL bandwidth > 2 MHz
- (9) PLL cascading is not supported for transceiver applications.

| Symbol Modes          |   |     | C6  | <b>C</b> 6 |     |     | C7, I7 |     |     | C8, A7 |     | C8L, 18L |     |     | C9L |     |      |
|-----------------------|---|-----|-----|------------|-----|-----|--------|-----|-----|--------|-----|----------|-----|-----|-----|-----|------|
|                       |   | Min | Тур | Max        | Min | Тур | Max    | Min | Тур | Max    | Min | Тур      | Max | Min | Тур | Max | Unit |
| t <sub>LOCK</sub> (2) | _ | —   |     | 1          |     | —   | 1      | _   |     | 1      | —   |          | 1   |     | —   | 1   | ms   |

| Table 1–32. Emulated RSDS_E | 1R Transmitter Timing | Specifications for C              | vclone IV Devices <sup>(1), (3)</sup> | (Part 2 of 2) |
|-----------------------------|-----------------------|-----------------------------------|---------------------------------------|---------------|
|                             |                       | • • • • • • • • • • • • • • • • • |                                       | (             |

Notes to Table 1-32:

(1) Emulated RSDS\_E\_1R transmitter is supported at the output pin of all I/O Banks of Cyclone IV E devices and I/O Banks 3, 4, 5, 6, 7, 8, and 9 of Cyclone IV GX devices.

(2)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

| Gumbal                             | Modes                                    |     | C6  |     |     | C7, 17 | 7     |     | C8, A | 7     |     | C8L, I | 8L    |     | C9L |       | Unit  |
|------------------------------------|--|-----|-----|-----|-----|--------|-------|-----|-------|-------|-----|--------|-------|-----|-----|-------|-------|
| Symbol                             | woues                                    | Min | Тур | Max | Min | Тур    | Max   | Min | Тур   | Max   | Min | Тур    | Max   | Min | Тур | Max   | UIIIL |
|                                    | ×10                                      | 5   | —   | 200 | 5   | —      | 155.5 | 5   | —     | 155.5 | 5   | _      | 155.5 | 5   | _   | 132.5 | MHz   |
|                                    | ×8                                       | 5   | _   | 200 | 5   | _      | 155.5 | 5   | —     | 155.5 | 5   | _      | 155.5 | 5   | _   | 132.5 | MHz   |
| f <sub>HSCLK</sub> (input<br>clock | ×7                                       | 5   | _   | 200 | 5   | _      | 155.5 | 5   | —     | 155.5 | 5   | _      | 155.5 | 5   | _   | 132.5 | MHz   |
| frequency)                         | ×4                                       | 5   | _   | 200 | 5   | —      | 155.5 | 5   | —     | 155.5 | 5   |        | 155.5 | 5   |     | 132.5 | MHz   |
| ,                                  | ×2                                       | 5   | _   | 200 | 5   | _      | 155.5 | 5   | —     | 155.5 | 5   | _      | 155.5 | 5   | _   | 132.5 | MHz   |
|                                    | ×1                                       | 5   | _   | 400 | 5   | _      | 311   | 5   | —     | 311   | 5   | _      | 311   | 5   | _   | 265   | MHz   |
|                                    | ×10                                      | 100 | _   | 400 | 100 | _      | 311   | 100 | —     | 311   | 100 |        | 311   | 100 |     | 265   | Mbps  |
|                                    | ×8                                       | 80  | _   | 400 | 80  | _      | 311   | 80  | —     | 311   | 80  | _      | 311   | 80  | _   | 265   | Mbps  |
| Device<br>operation in             | ×7                                       | 70  | _   | 400 | 70  | —      | 311   | 70  | —     | 311   | 70  | _      | 311   | 70  | —   | 265   | Mbps  |
| Mbps                               | ×4                                       | 40  | —   | 400 | 40  | —      | 311   | 40  | —     | 311   | 40  | _      | 311   | 40  | —   | 265   | Mbps  |
|                                    | ×2                                       | 20  |     | 400 | 20  |        | 311   | 20  | _     | 311   | 20  |        | 311   | 20  | _   | 265   | Mbps  |
|                                    | ×1                                       | 10  | _   | 400 | 10  | —      | 311   | 10  |       | 311   | 10  | _      | 311   | 10  |     | 265   | Mbps  |
| t <sub>DUTY</sub>                  | —  | 45  | _   | 55  | 45  | _      | 55    | 45  | —     | 55    | 45  |        | 55    | 45  |     | 55    | %     |
| TCCS                               | —  | _   | _   | 200 | _   | _      | 200   | _   | —     | 200   | _   | _      | 200   | _   | _   | 200   | ps    |
| Output jitter<br>(peak to peak)    | _  | _   | _   | 500 | _   | _      | 500   | _   |       | 550   | _   | _      | 600   |     | _   | 700   | ps    |
| t <sub>RISE</sub>                  | 20 - 80%,<br>C <sub>LOAD</sub> =<br>5 pF | _   | 500 | _   | _   | 500    | _     | _   | 500   | _     | _   | 500    | _     | _   | 500 | _     | ps    |
| t <sub>FALL</sub>                  | 20 - 80%,<br>C <sub>LOAD</sub> =<br>5 pF | _   | 500 | _   | _   | 500    | _     | _   | 500   | _     | _   | 500    | _     | _   | 500 | _     | ps    |
| t <sub>LOCK</sub> (3)              |  |     |     | 1   |     |        | 1     |     |       | 1     |     |        | 1     |     |     | 1     | ms    |

Table 1–33. Mini-LVDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4)

Notes to Table 1-33:

(1) Applicable for true and emulated mini-LVDS transmitter.

(2) Cyclone IV E—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated mini-LVDS transmitter is supported at the output pin of all I/O banks.
Cyclone IV GY—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of Row I/O Banks 5.

Cyclone IV GX—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.

(3)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.

(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

| Gumbal                          | Madaa | C   | 6   | <b>C</b> 7 | , 17  | <b>C</b> 8, | , A7  | C8L | , 18L | C   | 9L  | 11   |
|---------------------------------|-------|-----|-----|------------|-------|-------------|-------|-----|-------|-----|-----|------|
| Symbol                          | Modes | Min | Max | Min        | Max   | Min         | Max   | Min | Max   | Min | Max | Unit |
|                                 | ×10   | 5   | 420 | 5          | 370   | 5           | 320   | 5   | 320   | 5   | 250 | MHz  |
|                                 | ×8    | 5   | 420 | 5          | 370   | 5           | 320   | 5   | 320   | 5   | 250 | MHz  |
| f <sub>HSCLK</sub> (input       | ×7    | 5   | 420 | 5          | 370   | 5           | 320   | 5   | 320   | 5   | 250 | MHz  |
| clock<br>frequency)             | ×4    | 5   | 420 | 5          | 370   | 5           | 320   | 5   | 320   | 5   | 250 | MHz  |
|                                 | ×2    | 5   | 420 | 5          | 370   | 5           | 320   | 5   | 320   | 5   | 250 | MHz  |
|                                 | ×1    | 5   | 420 | 5          | 402.5 | 5           | 402.5 | 5   | 362   | 5   | 265 | MHz  |
|                                 | ×10   | 100 | 840 | 100        | 740   | 100         | 640   | 100 | 640   | 100 | 500 | Mbps |
|                                 | ×8    | 80  | 840 | 80         | 740   | 80          | 640   | 80  | 640   | 80  | 500 | Mbps |
|                                 | ×7    | 70  | 840 | 70         | 740   | 70          | 640   | 70  | 640   | 70  | 500 | Mbps |
| HSIODR                          | ×4    | 40  | 840 | 40         | 740   | 40          | 640   | 40  | 640   | 40  | 500 | Mbps |
|                                 | ×2    | 20  | 840 | 20         | 740   | 20          | 640   | 20  | 640   | 20  | 500 | Mbps |
|                                 | ×1    | 10  | 420 | 10         | 402.5 | 10          | 402.5 | 10  | 362   | 10  | 265 | Mbps |
| t <sub>DUTY</sub>               | —     | 45  | 55  | 45         | 55    | 45          | 55    | 45  | 55    | 45  | 55  | %    |
| TCCS                            | —     | _   | 200 | _          | 200   | —           | 200   |     | 200   | —   | 200 | ps   |
| Output jitter<br>(peak to peak) | _     | _   | 500 | _          | 500   | _           | 550   |     | 600   | _   | 700 | ps   |
| t <sub>LOCK</sub> (2)           | —     | —   | 1   | —          | 1     |             | 1     | —   | 1     | —   | 1   | ms   |

Table 1–34. True LVDS Transmitter Timing Specifications for Cyclone IV Devices <sup>(1), (3)</sup>

Notes to Table 1-34:

(1) Cyclone IV E—true LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Cyclone IV GX—true LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6.

(2)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices <sup>(1), (3)</sup> (Part 1 of 2)

| Gumbal                             | Madaa | C   | 6     | C7, | , 17  | C8, | A7    | C8L | , 18L | C   | 9L  | Unit |
|------------------------------------|-------|-----|-------|-----|-------|-----|-------|-----|-------|-----|-----|------|
| Symbol                             | Modes | Min | Max   | Min | Max   | Min | Max   | Min | Max   | Min | Max | Unit |
|                                    | ×10   | 5   | 320   | 5   | 320   | 5   | 275   | 5   | 275   | 5   | 250 | MHz  |
|                                    | ×8    | 5   | 320   | 5   | 320   | 5   | 275   | 5   | 275   | 5   | 250 | MHz  |
| f <sub>HSCLK</sub> (input<br>clock | ×7    | 5   | 320   | 5   | 320   | 5   | 275   | 5   | 275   | 5   | 250 | MHz  |
| frequency)                         | ×4    | 5   | 320   | 5   | 320   | 5   | 275   | 5   | 275   | 5   | 250 | MHz  |
| 1 37                               | ×2    | 5   | 320   | 5   | 320   | 5   | 275   | 5   | 275   | 5   | 250 | MHz  |
|                                    | ×1    | 5   | 402.5 | 5   | 402.5 | 5   | 402.5 | 5   | 362   | 5   | 265 | MHz  |
|                                    | ×10   | 100 | 640   | 100 | 640   | 100 | 550   | 100 | 550   | 100 | 500 | Mbps |
|                                    | ×8    | 80  | 640   | 80  | 640   | 80  | 550   | 80  | 550   | 80  | 500 | Mbps |
| HSIODR                             | ×7    | 70  | 640   | 70  | 640   | 70  | 550   | 70  | 550   | 70  | 500 | Mbps |
| HOIDDN                             | ×4    | 40  | 640   | 40  | 640   | 40  | 550   | 40  | 550   | 40  | 500 | Mbps |
|                                    | ×2    | 20  | 640   | 20  | 640   | 20  | 550   | 20  | 550   | 20  | 500 | Mbps |
|                                    | ×1    | 10  | 402.5 | 10  | 402.5 | 10  | 402.5 | 10  | 362   | 10  | 265 | Mbps |

| Sumbol                          | Madaa | C6  |     | C7, I7 |     | C8, A7 |     | C8L, | , 18L | C   | Unit |      |
|---------------------------------|-------|-----|-----|--------|-----|--------|-----|------|-------|-----|------|------|
| Symbol                          | Modes | Min | Max | Min    | Max | Min    | Max | Min  | Max   | Min | Max  | Unit |
| t <sub>DUTY</sub>               | —     | 45  | 55  | 45     | 55  | 45     | 55  | 45   | 55    | 45  | 55   | %    |
| TCCS                            | —     | _   | 200 | —      | 200 | _      | 200 | _    | 200   | _   | 200  | ps   |
| Output jitter<br>(peak to peak) | _     |     | 500 | _      | 500 | _      | 550 | _    | 600   | _   | 700  | ps   |
| t <sub>LOCK</sub> (2)           | _     |     | 1   | _      | 1   |        | 1   | _    | 1     | _   | 1    | ms   |

## Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices <sup>(1), (3)</sup> (Part 2 of 2)

#### Notes to Table 1-35:

(1) Cyclone IV E—emulated LVDS transmitter is supported at the output pin of all I/O Banks.

Cyclone IV GX—emulated LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.

(2)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

| Gumbal                             | Madaa | C   | 6     | C7, | , 17  | C8, | A7    | C8L | , 18L | C   | )L  | 11   |
|------------------------------------|-------|-----|-------|-----|-------|-----|-------|-----|-------|-----|-----|------|
| Symbol                             | Modes | Min | Max   | Min | Max   | Min | Max   | Min | Max   | Min | Max | Unit |
|                                    | ×10   | 10  | 437.5 | 10  | 370   | 10  | 320   | 10  | 320   | 10  | 250 | MHz  |
|                                    | ×8    | 10  | 437.5 | 10  | 370   | 10  | 320   | 10  | 320   | 10  | 250 | MHz  |
| f <sub>HSCLK</sub> (input<br>clock | ×7    | 10  | 437.5 | 10  | 370   | 10  | 320   | 10  | 320   | 10  | 250 | MHz  |
| frequency)                         | ×4    | 10  | 437.5 | 10  | 370   | 10  | 320   | 10  | 320   | 10  | 250 | MHz  |
| , ,,                               | ×2    | 10  | 437.5 | 10  | 370   | 10  | 320   | 10  | 320   | 10  | 250 | MHz  |
|                                    | ×1    | 10  | 437.5 | 10  | 402.5 | 10  | 402.5 | 10  | 362   | 10  | 265 | MHz  |
|                                    | ×10   | 100 | 875   | 100 | 740   | 100 | 640   | 100 | 640   | 100 | 500 | Mbps |
|                                    | ×8    | 80  | 875   | 80  | 740   | 80  | 640   | 80  | 640   | 80  | 500 | Mbps |
| HSIODR                             | ×7    | 70  | 875   | 70  | 740   | 70  | 640   | 70  | 640   | 70  | 500 | Mbps |
| HOIDDN                             | ×4    | 40  | 875   | 40  | 740   | 40  | 640   | 40  | 640   | 40  | 500 | Mbps |
|                                    | ×2    | 20  | 875   | 20  | 740   | 20  | 640   | 20  | 640   | 20  | 500 | Mbps |
|                                    | ×1    | 10  | 437.5 | 10  | 402.5 | 10  | 402.5 | 10  | 362   | 10  | 265 | Mbps |
| SW                                 | —     | _   | 400   | _   | 400   | _   | 400   | _   | 550   | —   | 640 | ps   |
| Input jitter<br>tolerance          | _     | _   | 500   | _   | 500   | _   | 550   | _   | 600   | _   | 700 | ps   |
| t <sub>LOCK</sub> (2)              | —     | —   | 1     | —   | 1     | —   | 1     | —   | 1     | —   | 1   | ms   |

Table 1–36. LVDS Receiver Timing Specifications for Cyclone IV Devices (1), (3)

#### Notes to Table 1-36:

(1) Cyclone IV E—LVDS receiver is supported at all I/O Banks.

Cyclone IV GX—LVDS receiver is supported at I/O Banks 3, 4, 5, 6, 7, 8, and 9.

(2)  $t_{LOCK}$  is the time required for the PLL to lock from the end-of-device configuration.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

## **External Memory Interface Specifications**

The external memory interfaces for Cyclone IV devices are auto-calibrating and easy to implement.

• For more information about the supported maximum clock rate, device and pin planning, IP implementation, and device termination, refer to *Section III: System Performance Specifications* of the *External Memory Interface Handbook*.

Table 1–37 lists the memory output clock jitter specifications for Cyclone IV devices.

Table 1–37. Memory Output Clock Jitter Specifications for Cyclone IV Devices (1), (2)

| Parameter                    | Symbol                 | Min  | Max | Unit |
|------------------------------|------------------------|------|-----|------|
| Clock period jitter          | t <sub>JIT(per)</sub>  | -125 | 125 | ps   |
| Cycle-to-cycle period jitter | t <sub>JIT(cc)</sub>   | -200 | 200 | ps   |
| Duty cycle jitter            | t <sub>JIT(duty)</sub> | -150 | 150 | ps   |

#### Notes to Table 1-37:

(1) Memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2 standard.

(2) The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL output routed on a global clock (GCLK) network.

# **Duty Cycle Distortion Specifications**

Table 1–38 lists the worst case duty cycle distortion for Cyclone IV devices.

Table 1–38. Duty Cycle Distortion on Cyclone IV Devices I/O Pins (1), (2), (3)

| Symbol            | C   | 6   | C7  | , 17 | C8, I8 | BL, A7 | C   | Unit |       |
|-------------------|-----|-----|-----|------|--------|--------|-----|------|-------|
| Symbol            | Min | Max | Min | Max  | Min    | Max    | Min | Max  | UIIIL |
| Output Duty Cycle | 45  | 55  | 45  | 55   | 45     | 55     | 45  | 55   | %     |

Notes to Table 1-38:

(1) The duty cycle distortion specification applies to clock outputs from the PLLs, global clock tree, and IOE driving the dedicated and general purpose I/O pins.

(2) Cyclone IV devices meet the specified duty cycle distortion at the maximum output toggle rate for each combination of I/O standard and current strength.

(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

# **OCT Calibration Timing Specification**

Table 1–39 lists the duration of calibration for series OCT with calibration at device power-up for Cyclone IV devices.

# Table 1–39. Timing Specification for Series OCT with Calibration at Device Power-Up for Cyclone IV Devices $^{(1)}$

| Symbol              | Description   | Maximum | Units |  |
|---------------------|---|---------|-------|--|
| t <sub>octcal</sub> | Duration of series OCT with<br>calibration at device power-up | 20      | μs    |  |

## Note to Table 1-39:

(1) OCT calibration takes place after device configuration and before entering user mode.

Table 1–44 and Table 1–45 list the IOE programmable delay for Cyclone IV GX devices.

|   |                                   | Number   |               | Max Offset |        |       |        |        |       |      |
|---|-----------------------------------|----------|---------------|------------|--------|-------|--------|--------|-------|------|
| Parameter   | Paths<br>Affected                 | of       | Min<br>Offset | Fast (     | Corner |       | Slow ( | Corner |       | Unit |
|   |                                   | Settings |               | C6         | 17     | C6    | C7     | C8     | 17    |      |
| Input delay from pin to internal cells                                | Pad to I/O<br>dataout to<br>core  | 7        | 0             | 1.313      | 1.209  | 2.184 | 2.336  | 2.451  | 2.387 | ns   |
| Input delay from pin to input register                                | Pad to I/O<br>input register      | 8        | 0             | 1.312      | 1.208  | 2.200 | 2.399  | 2.554  | 2.446 | ns   |
| Delay from output<br>register to output pin                           | I/O output<br>register to<br>pad  | 2        | 0             | 0.438      | 0.404  | 0.751 | 0.825  | 0.886  | 0.839 | ns   |
| Input delay from<br>dual-purpose clock pin<br>to fan-out destinations | Pad to global<br>clock<br>network | 12       | 0             | 0.713      | 0.682  | 1.228 | 1.41   | 1.566  | 1.424 | ns   |

Notes to Table 1-44:

(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of the Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

|   |                                  | Number   |               | Max Offset |        |             |            |       |       |    |
|---|----------------------------------|----------|---------------|------------|--------|-------------|------------|-------|-------|----|
| Parameter   | Paths<br>Affected                | of       | Min<br>Offset | Fast (     | Corner | Slow Corner |            |       | Unit  |    |
|   |                                  | Settings |               | C6         | 17     | C6          | <b>C</b> 7 | C8    | 17    |    |
| Input delay from pin to internal cells                                | Pad to I/O<br>dataout to<br>core | 7        | 0             | 1.314      | 1.210  | 2.209       | 2.398      | 2.526 | 2.443 | ns |
| Input delay from pin to<br>input register                             | Pad to I/O<br>input register     | 8        | 0             | 1.313      | 1.208  | 2.205       | 2.406      | 2.563 | 2.450 | ns |
| Delay from output<br>register to output pin                           | I/O output<br>register to<br>pad | 2        | 0             | 0.461      | 0.421  | 0.789       | 0.869      | 0.933 | 0.884 | ns |
| Input delay from<br>dual-purpose clock pin<br>to fan-out destinations | Pad to global<br>clock network   | 12       | 0             | 0.712      | 0.682  | 1.225       | 1.407      | 1.562 | 1.421 | ns |

Table 1–45. IOE Programmable Delay on Row Pins for Cyclone IV GX Devices (1), (2)

#### Notes to Table 1-45:

(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of Quartus II software.

(2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software

# I/O Timing

Use the following methods to determine I/O timing:

- the Excel-based I/O Timing
- the Quartus II timing analyzer

The Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get a timing budget estimation as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.


The Excel-based I/O Timing spreadsheet is downloadable from Cyclone IV Devices Literature website.

# Glossary

Table 1–46 lists the glossary for this chapter.

| Letter | Term  | Definitions   |  |  |  |  |  |
|--------|---|---|--|--|--|--|--|
| Α      | —   | —   |  |  |  |  |  |
| В      | —   | —   |  |  |  |  |  |
| C      | —   | —   |  |  |  |  |  |
| D      | —   | —   |  |  |  |  |  |
| E      | —   | _   |  |  |  |  |  |
| F      | f <sub>HSCLK</sub>  | High-speed I/O block: High-speed receiver/transmitter input and output clock frequency. |  |  |  |  |  |
| G      | GCLK  | Input pin directly to Global Clock network.   |  |  |  |  |  |
| u      | GCLK PLL  | Input pin to Global Clock network through the PLL.                                      |  |  |  |  |  |
| Н      | HSIODR  | High-speed I/O block: Maximum/minimum LVDS data transfer rate (HSIODR = 1/TUI).         |  |  |  |  |  |
| I      | Input Waveforms<br>for the SSTL<br>Differential I/O<br>Standard | Vswing<br>Vswing<br>V <sub>IH</sub><br>V <sub>REF</sub><br>V <sub>IL</sub>              |  |  |  |  |  |

Table 1-46. Glossary (Part 1 of 5)



## Table 1-46. Glossary (Part 2 of 5)

| Letter | Term                                  | Definitions  |  |  |  |  |  |  |
|--------|---------------------------------------|--|--|--|--|--|--|--|
|        | t <sub>C</sub>                        | High-speed receiver and transmitter input and output clock period.   |  |  |  |  |  |  |
|        | Channel-to-<br>channel-skew<br>(TCCS) | High-speed I/O block: The timing difference between the fastest and slowest output edges, including $t_{CO}$ variation and clock skew. The clock is included in the TCCS measurement.  |  |  |  |  |  |  |
|        | t <sub>cin</sub>                      | Delay from the clock pad to the I/O input register.  |  |  |  |  |  |  |
|        | t <sub>co</sub>                       | Delay from the clock pad to the I/O output.  |  |  |  |  |  |  |
|        | t <sub>cout</sub>                     | Delay from the clock pad to the I/O output register.   |  |  |  |  |  |  |
|        | t <sub>DUTY</sub>                     | High-speed I/O block: Duty cycle on high-speed transmitter output clock.   |  |  |  |  |  |  |
|        | t <sub>FALL</sub>                     | Signal high-to-low transition time (80–20%).   |  |  |  |  |  |  |
|        | t <sub>H</sub>                        | Input register hold time.  |  |  |  |  |  |  |
|        | Timing Unit<br>Interval (TUI)         | High-speed I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_C/w)$ .  |  |  |  |  |  |  |
|        | t <sub>INJITTER</sub>                 | Period jitter on the PLL clock input.  |  |  |  |  |  |  |
|        | t <sub>outjitter_dedclk</sub>         | Period jitter on the dedicated clock output driven by a PLL.   |  |  |  |  |  |  |
|        | t <sub>outjitter_i0</sub>             | Period jitter on the general purpose I/O driven by a PLL.  |  |  |  |  |  |  |
|        | t <sub>pllcin</sub>                   | Delay from the PLL inclk pad to the I/O input register.  |  |  |  |  |  |  |
| т      | t <sub>plicout</sub>                  | Delay from the PLL inclk pad to the I/O output register.   |  |  |  |  |  |  |
|        | Transmitter<br>Output<br>Waveform     | Transmitter output waveforms for the LVDS, mini-LVDS, PPDS and RSDS Differential I/O<br>Standards:<br>Single-Ended Waveform<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{OD}$<br>$V_{$ |  |  |  |  |  |  |
|        | t <sub>RISE</sub>                     | Signal low-to-high transition time (20–80%).   |  |  |  |  |  |  |
|        | t <sub>SU</sub>                       | Input register setup time.   |  |  |  |  |  |  |
| U      | — —                                   | _  |  |  |  |  |  |  |

## Table 1–46. Glossary (Part 4 of 5)