



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Active |
| Number of LABs/CLBs | 1840 |
| Number of Logic Elements/Cells | 29440 |
| Total RAM Bits | 1105920 |
| Number of I/O | 290 |
| Number of Gates | - |
| Voltage - Supply | 1.16V ~ 1.24V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 484-BGA |
| Supplier Device Package | 484-FBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep4cgx30cf23i7n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for 65% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 65/10ths of a year.

Table 1–2. Maximum Allowed Overshoot During Transitions over a 10-Year Time Frame for Cyclone IV Devices

| Symbol | Parameter | Condition (V) | Overshoot Duration as % of High Time | Unit |
|----------------|---------------------|-----------------------|--------------------------------------|------|
| | | V _I = 4.20 | 100 | % |
| | | V _I = 4.25 | 98 | % |
| | | V _I = 4.30 | 65 | % |
| | 40 1 | V _I = 4.35 | 43 | % |
| V _i | AC Input Voltage | V _I = 4.40 | 29 | % |
| | Voltago | V _I = 4.45 | 20 | % |
| | | V _I = 4.50 | 13 | % |
| | | V _I = 4.55 | 9 | % |
| | | V _I = 4.60 | 6 | % |

Figure 1–1 shows the methodology to determine the overshoot duration. The overshoot voltage is shown in red and is present on the input pin of the Cyclone IV device at over 4.3 V but below 4.4 V. From Table 1–2, for an overshoot of 4.3 V, the percentage of high time for the overshoot can be as high as 65% over a 10-year period. Percentage of high time is calculated as ([delta T]/T) \times 100. This 10-year period assumes that the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal. For lower I/O toggle rates and situations in which the device is in an idle state, lifetimes are increased.

Figure 1-1. Cyclone IV Devices Overshoot Duration



| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------|---|-----------------------------------|-------|-----|-------------------|------|
| V _{CCA_GXB} | Transceiver PMA and auxiliary power supply | _ | 2.375 | 2.5 | 2.625 | V |
| V _{CCL_GXB} | Transceiver PMA and auxiliary power supply | _ | 1.16 | 1.2 | 1.24 | V |
| V _I | DC input voltage | _ | -0.5 | | 3.6 | V |
| V ₀ | DC output voltage | _ | 0 | _ | V _{CCIO} | V |
| т | Operating junction temperature | For commercial use | 0 | | 85 | °C |
| T _J | operating junction temperature | For industrial use | -40 | _ | 100 | °C |
| t _{RAMP} | Power supply ramp time | Standard power-on reset (POR) (7) | 50 μs | _ | 50 ms | _ |
| | | Fast POR (8) | 50 μs | _ | 3 ms | _ |
| I _{Diode} | Magnitude of DC current across PCI-clamp diode when enabled | _ | _ | ı | 10 | mA |

Notes to Table 1-4:

- (1) All VCCA pins must be powered to 2.5 V (even when PLLs are not used) and must be powered up and powered down at the same time.
- (2) You must connect V_{CCD PLL} to V_{CCINT} through a decoupling capacitor and ferrite bead.
- (3) Power supplies must rise monotonically.
- (4) V_{CCIO} for all I/O banks must be powered up during device operation. Configurations pins are powered up by V_{CCIO} of I/O Banks 3, 8, and 9 where I/O Banks 3 and 9 only support V_{CCIO} of 1.5, 1.8, 2.5, 3.0, and 3.3 V. For fast passive parallel (FPP) configuration mode, the V_{CCIO} level of I/O Bank 8 must be powered up to 1.5, 1.8, 2.5, 3.0, and 3.3 V.
- (5) You must set $V_{\text{CC_CLKIN}}$ to 2.5 V if you use CLKIN as a high-speed serial interface (HSSI) refclk or as a DIFFCLK input.
- (6) The CLKIN pins in I/O Banks 3B and 8B can support single-ended I/O standard when the pins are used to clock left PLLs in non-transceiver applications.
- (7) The POR time for Standard POR ranges between 50 and 200 ms. V_{CCINT}, V_{CCA}, and V_{CCIO} of I/O Banks 3, 8, and 9 must reach the recommended operating range within 50 ms.
- (8) The POR time for Fast POR ranges between 3 and 9 ms. V_{CCINT}, V_{CCA}, and V_{CCIO} of I/O Banks 3, 8, and 9 must reach the recommended operating range within 3 ms.

ESD Performance

This section lists the electrostatic discharge (ESD) voltages using the human body model (HBM) and charged device model (CDM) for Cyclone IV devices general purpose I/Os (GPIOs) and high-speed serial interface (HSSI) I/Os. Table 1–5 lists the ESD for Cyclone IV devices GPIOs and HSSI I/Os.

Table 1-5. ESD for Cyclone IV Devices GPIOs and HSSI I/Os

| Symbol | Parameter | Passing Voltage | Unit |
|---------------------|---------------------------------------|-----------------|------|
| V _{ESDHBM} | ESD voltage using the HBM (GPIOs) (1) | ± 2000 | V |
| | ESD using the HBM (HSSI I/Os) (2) | ± 1000 | V |
| V _{ESDCDM} | ESD using the CDM (GPIOs) | ± 500 | V |
| | ESD using the CDM (HSSI I/Os) (2) | ± 250 | V |

Notes to Table 1-5:

- (1) The passing voltage for EP4CGX15 and EP4CGX30 row I/Os is ±1000V.
- (2) This value is applicable only to Cyclone IV GX devices.

DC Characteristics

This section lists the I/O leakage current, pin capacitance, on-chip termination (OCT) tolerance, and bus hold specifications for Cyclone IV devices.

Supply Current

The device supply current requirement is the minimum current drawn from the power supply pins that can be used as a reference for power size planning. Use the Excel-based early power estimator (EPE) to get the supply current estimates for your design because these currents vary greatly with the resources used. Table 1–6 lists the I/O pin leakage current for Cyclone IV devices.

Table 1-6. I/O Pin Leakage Current for Cyclone IV Devices (1), (2)

| Symbol | Parameter | Conditions | Device | Min | Тур | Max | Unit |
|-----------------|-----------------------------------|--|--------|-----|-----|-----|------|
| I _I | Input pin leakage current | $V_I = 0 V \text{ to } V_{CCIOMAX}$ | | -10 | _ | 10 | μΑ |
| I _{OZ} | Tristated I/O pin leakage current | $V_0 = 0 \text{ V to } V_{\text{CCIOMAX}}$ | | -10 | _ | 10 | μΑ |

Notes to Table 1-6:

- This value is specified for normal device operation. The value varies during device power-up. This applies for all V_{CCIO} settings (3.3, 3.0, 2.5, 1.8, 1.5, and 1.2 V).
- (2) The 10 μ A I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be observed when the diode is on.

Bus Hold

The bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 1–7 lists bus hold specifications for Cyclone IV devices.

Table 1–7. Bus Hold Parameter for Cyclone IV Devices (Part 1 of 2) (1)

| | | V _{CCIO} (V) | | | | | | | | | | | | |
|--|--|-----------------------|------|-----|------|-----|------|-----|------|-----|------|-----|------|------|
| Parameter | Condition | 1.2 | | 1.5 | | 1.8 | | 2.5 | | 3.0 | | 3.3 | | Unit |
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| Bus hold low, sustaining current | V _{IN} > V _{IL} (maximum) | 8 | _ | 12 | _ | 30 | _ | 50 | _ | 70 | _ | 70 | _ | μА |
| Bus hold high, sustaining current | V _{IN} < V _{IL} (minimum) | -8 | _ | -12 | _ | -30 | _ | -50 | _ | -70 | _ | -70 | _ | μА |
| Bus hold low, overdrive current | 0 V < V _{IN} < V _{CCIO} | _ | 125 | _ | 175 | _ | 200 | _ | 300 | _ | 500 | _ | 500 | μА |
| Bus hold high, overdrive current | 0 V < V _{IN} < V _{CCIO} | _ | -125 | _ | -175 | _ | -200 | _ | -300 | _ | -500 | _ | -500 | μА |

Internal Weak Pull-Up and Weak Pull-Down Resistor

Table 1-12 lists the weak pull-up and pull-down resistor values for Cyclone IV devices.

Table 1–12. Internal Weak Pull-Up and Weak Pull-Down Resistor Values for Cyclone IV Devices (1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|--|---|-----|-----|-----|------|
| | | $V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (2), (3) | 7 | 25 | 41 | kΩ |
| | Value of the I/O pin pull-up resistor | $V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (2), (3) | 7 | 28 | 47 | kΩ |
| D | before and during configuration, as | $V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (2), (3) | 8 | 35 | 61 | kΩ |
| R_ _{PU} | well as user mode if you enable the programmable pull-up resistor option | $V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (2), (3) | 10 | 57 | 108 | kΩ |
| | | $V_{CCIO} = 1.5 \text{ V} \pm 5\%$ (2), (3) | 13 | 82 | 163 | kΩ |
| | | $V_{CCIO} = 1.2 \text{ V} \pm 5\%$ (2), (3) | 19 | 143 | 351 | kΩ |
| | | $V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (4) | 6 | 19 | 30 | kΩ |
| | Velocities I/O discoull decomposition | $V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (4) | 6 | 22 | 36 | kΩ |
| R_PD | Value of the I/O pin pull-down resistor before and during configuration | $V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (4) | 6 | 25 | 43 | kΩ |
| | 201010 and daring bonnigaration | $V_{CCIO} = 1.8 \text{ V} \pm 5\%$ (4) | 7 | 35 | 71 | kΩ |
| | | $V_{CCIO} = 1.5 \text{ V} \pm 5\%$ (4) | 8 | 50 | 112 | kΩ |

Notes to Table 1-12:

- (1) All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK.
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO}.
- (3) $R_{PU} = (V_{CC10} V_1)/I_{R_PU}$ Minimum condition: $-40^{\circ}C$; $V_{CC10} = V_{CC} + 5\%$, $V_1 = V_{CC} + 5\% 50$ mV; Typical condition: $25^{\circ}C$; $V_{CC10} = V_{CC}$, $V_1 = 0$ V; $V_2 = 0$ V; $V_3 = 0$ V; $V_4 = 0$ V and $V_5 = 0$ V and $V_6 = 0$ V and $V_7 = 0$ V and $V_8 = 0$ V and $V_$

Maximum condition: 100°C ; $V_{\text{CCIO}} = V_{\text{CC}} - 5\%$, $V_{\text{I}} = 0$ V; in which V_{I} refers to the input voltage at the I/O pin.

(4) $R_{PD} = V_I/I_{RPD}$

Minimum condition: -40°C; $V_{CCIO} = V_{CC} + 5\%$, $V_I = 50$ mV;

Typical condition: 25°C; $V_{CCIO} = V_{CC}$, $V_1 = V_{CC} - 5\%$; Maximum condition: 100°C; $V_{CCIO} = V_{CC} - 5\%$, $V_1 = V_{CC} - 5\%$; in which V_1 refers to the input voltage at the I/O pin.

Hot-Socketing


Table 1–13 lists the hot-socketing specifications for Cyclone IV devices.

Table 1–13. Hot-Socketing Specifications for Cyclone IV Devices

| Symbol | Parameter | Maximum |
|-------------------------|-----------------------------------|----------|
| I _{IOPIN(DC)} | DC current per I/O pin | 300 μΑ |
| I _{IOPIN(AC)} | AC current per I/O pin | 8 mA (1) |
| I _{XCVRTX(DC)} | DC current per transceiver TX pin | 100 mA |
| I _{XCVRRX(DC)} | DC current per transceiver RX pin | 50 mA |

Note to Table 1-13:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|IIOPIN| = C \frac{dv}{dt}$, in which C is the I/O pin capacitance and dv/dt is the slew rate.



Schmitt Trigger Input

Cyclone IV devices support Schmitt trigger input on the TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signals with slow edge rate. Table 1–14 lists the hysteresis specifications across the supported $V_{\rm CCIO}$ range for Schmitt trigger inputs in Cyclone IV devices.

Table 1–14. Hysteresis Specifications for Schmitt Trigger Input in Cyclone IV Devices

| Symbol | Parameter | Conditions (V) | Minimum | Unit |
|----------------------|--------------------------------|-------------------------|---------|------|
| V _{SCHMITT} | | $V_{CCIO} = 3.3$ | 200 | mV |
| | Hysteresis for Schmitt trigger | V _{CCIO} = 2.5 | 200 | mV |
| | input | V _{CCIO} = 1.8 | 140 | mV |
| | | V _{CCIO} = 1.5 | 110 | mV |

I/O Standard Specifications

The following tables list input voltage sensitivities (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}), for various I/O standards supported by Cyclone IV devices. Table 1–15 through Table 1–20 provide the I/O standard specifications for Cyclone IV devices.

Table 1–15. Single-Ended I/O Standard Specifications for Cyclone IV Devices (1), (2)

| I/O Ctondovd | V _{CCIO} (V) | | | V | V _{IL} (V) | | / _{IH} (V) | V _{OL} (V) | V _{OH} (V) | I _{OL} | I _{OH} |
|----------------------|-----------------------|-----|-------|------|-----------------------------|-----------------------------|-------------------------|-----------------------------|-----------------------------|--------------------|-----------------|
| I/O Standard | Min | Тур | Max | Min | Max | Min | Max | Max | Min | (mA) <i>(4)</i> | (mA) (4) |
| 3.3-V LVTTL (3) | 3.135 | 3.3 | 3.465 | _ | 0.8 | 1.7 | 3.6 | 0.45 | 2.4 | 4 | -4 |
| 3.3-V LVCMOS (3) | 3.135 | 3.3 | 3.465 | _ | 0.8 | 1.7 | 3.6 | 0.2 | V _{CCIO} - 0.2 | 2 | -2 |
| 3.0-V LVTTL (3) | 2.85 | 3.0 | 3.15 | -0.3 | 0.8 | 1.7 | V _{CCIO} + 0.3 | 0.45 | 2.4 | 4 | -4 |
| 3.0-V LVCMOS (3) | 2.85 | 3.0 | 3.15 | -0.3 | 0.8 | 1.7 | V _{CCIO} + 0.3 | 0.2 | V _{CCIO} - 0.2 | 0.1 | -0.1 |
| 2.5 V ⁽³⁾ | 2.375 | 2.5 | 2.625 | -0.3 | 0.7 | 1.7 | V _{CCIO} + 0.3 | 0.4 | 2.0 | 1 | -1 |
| 1.8 V | 1.71 | 1.8 | 1.89 | -0.3 | 0.35 x V _{CCIO} | 0.65 x V _{CCIO} | 2.25 | 0.45 | V _{CCIO} – 0.45 | 2 | -2 |
| 1.5 V | 1.425 | 1.5 | 1.575 | -0.3 | 0.35 x V _{CCIO} | 0.65 x V _{CCIO} | V _{CCIO} + 0.3 | 0.25 x V _{CCIO} | 0.75 x V _{CCIO} | 2 | -2 |
| 1.2 V | 1.14 | 1.2 | 1.26 | -0.3 | 0.35 x V _{CCIO} | 0.65 x V _{CCIO} | V _{CCIO} + 0.3 | 0.25 x V _{CCIO} | 0.75 x V _{CCIO} | 2 | -2 |
| 3.0-V PCI | 2.85 | 3.0 | 3.15 | _ | 0.3 x V _{CCIO} | 0.5 x V _{CCIO} | V _{CCIO} + 0.3 | 0.1 x V _{CCIO} | 0.9 x V _{CCIO} | 1.5 | -0.5 |
| 3.0-V PCI-X | 2.85 | 3.0 | 3.15 | _ | 0.35 x V _{CCIO} | 0.5 x V _{CCIO} | V _{CCIO} + 0.3 | 0.1 x V _{CCIO} | 0.9 x V _{CCIO} | 1.5 | -0.5 |

Notes to Table 1-15:

- (1) For voltage-referenced receiver input waveform and explanation of terms used in Table 1-15, refer to "Glossary" on page 1-37.
- (2) AC load CL = 10 pF
- (3) For more information about interfacing Cyclone IV devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O standards, refer to AN 447: Interfacing Cyclone III and Cyclone IV Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
- (4) To meet the loL and loH specifications, you must set the current strength settings accordingly. For example, to meet the 3.3-V LVTTL specification (4 mA), set the current strength settings to 4 mA or higher. Setting at lower current strength may not meet the loL and loH specifications in the handbook.

Table 1–20. Differential I/O Standard Specifications for Cyclone IV Devices (1) (Part 2 of 2)

| I/O Standard | V _{CCIO} (V) | | | V _{ID} (mV) | | | V _{IcM} (V) ⁽²⁾ | | | _D (mV) | (3) | V _{0S} (V) ⁽³⁾ | | |
|-----------------------------------|-----------------------|-----|-------|----------------------|-----|------|--|------|-----|-------------------|-----|------------------------------------|------|-------|
| i/U Stanuaru | Min | Тур | Max | Min | Max | Min | Condition Max | | Min | Тур | Max | Min | Тур | Max |
| LVDS | | | | | | 0.05 | $D_{MAX} \leq 500 \text{ Mbps}$ | 1.80 | | | | | | |
| (Column I/Os) | 2.375 | 2.5 | 2.625 | 100 | _ | 0.55 | $\begin{array}{l} 500 \; Mbps \leq D_{MAX} \\ \leq \; 700 \; Mbps \end{array}$ | 1.80 | 247 | _ | 600 | 1.125 | 1.25 | 1.375 |
| 1,00) | | | | | | 1.05 | D _{MAX} > 700 Mbps | 1.55 | | | | | | |
| BLVDS (Row I/Os) (4) | 2.375 | 2.5 | 2.625 | 100 | | _ | _ | _ | _ | _ | _ | | _ | _ |
| BLVDS (Column I/Os) (4) | 2.375 | 2.5 | 2.625 | 100 | | _ | _ | _ | _ | _ | _ | | _ | _ |
| mini-LVDS (Row I/Os) | 2.375 | 2.5 | 2.625 | _ | _ | _ | _ | _ | 300 | _ | 600 | 1.0 | 1.2 | 1.4 |
| mini-LVDS (Column I/Os) (5) | 2.375 | 2.5 | 2.625 | _ | _ | | _ | _ | 300 | _ | 600 | 1.0 | 1.2 | 1.4 |
| RSDS® (Row I/Os) (5) | 2.375 | 2.5 | 2.625 | _ | | _ | _ | _ | 100 | 200 | 600 | 0.5 | 1.2 | 1.5 |
| RSDS (Column I/Os) (5) | 2.375 | 2.5 | 2.625 | _ | | | _ | | 100 | 200 | 600 | 0.5 | 1.2 | 1.5 |
| PPDS (Row I/Os) (5) | 2.375 | 2.5 | 2.625 | _ | _ | _ | _ | _ | 100 | 200 | 600 | 0.5 | 1.2 | 1.4 |
| PPDS (Column I/Os) (5) | 2.375 | 2.5 | 2.625 | _ | _ | _ | _ | _ | 100 | 200 | 600 | 0.5 | 1.2 | 1.4 |

Notes to Table 1-20:

- (1) For an explanation of terms used in Table 1–20, refer to "Glossary" on page 1–37.
- (2) V_{IN} range: $0 \text{ V} \leq V_{IN} \leq 1.85 \text{ V}$.
- (3) $R_L \text{ range: } 90 \leq R_L \leq 110 \ \Omega$.
- (4) There are no fixed V_{IN} , V_{OD} , and V_{OS} specifications for BLVDS. They depend on the system topology.
- (5) The Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins.
- (6) The LVPECL I/O standard is only supported on dedicated clock input pins. This I/O standard is not supported for output pins.

Power Consumption

Use the following methods to estimate power for a design:

- the Excel-based EPE
- the Quartus® II PowerPlay power analyzer feature

The interactive Excel-based EPE is used prior to designing the device to get a magnitude estimate of the device power. The Quartus II PowerPlay power analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay power analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, combined with detailed circuit models, can yield very accurate power estimates.

For more information about power estimation tools, refer to the *Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

Switching Characteristics

This section provides performance characteristics of Cyclone IV core and periphery blocks for commercial grade devices.

These characteristics can be designated as Preliminary or Final.

- Preliminary characteristics are created using simulation results, process data, and other known parameters. The upper-right hand corner of these tables show the designation as "Preliminary".
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 3 of 4)

| Symbol/ | 0 1111 | | C6 | | | C7, I7 | | | C8 | | |
|--|--|-----|-----|-------|-----|----------|-------|-----|-----|-------|--------------------------------|
| Description | Conditions | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| Signal detect/loss threshold | PIPE mode | 65 | _ | 175 | 65 | _ | 175 | 65 | _ | 175 | mV |
| t _{LTR} (10) | _ | _ | _ | 75 | _ | _ | 75 | _ | _ | 75 | μs |
| t _{LTR-LTD_Manual} (11) | _ | 15 | _ | _ | 15 | _ | _ | 15 | _ | _ | μs |
| t _{LTD} (12) | _ | 0 | 100 | 4000 | 0 | 100 | 4000 | 0 | 100 | 4000 | ns |
| t _{LTD_Manual} (13) | _ | | _ | 4000 | _ | | 4000 | _ | | 4000 | ns |
| t _{LTD_Auto} (14) | _ | | _ | 4000 | _ | | 4000 | _ | | 4000 | ns |
| Receiver buffer and CDR offset cancellation time (per channel) | _ | | _ | 17000 | _ | _ | 17000 | _ | _ | 17000 | recon fig_c lk cycles |
| | DC Gain Setting = 0 | _ | 0 | _ | _ | 0 | _ | _ | 0 | _ | dB |
| Programmable DC gain | DC Gain Setting = 1 | _ | 3 | _ | _ | 3 | _ | _ | 3 | _ | dB |
| | DC Gain Setting = 2 | _ | 6 | _ | _ | 6 | _ | _ | 6 | _ | dB |
| Transmitter | | | | | | | | | | | |
| Supported I/O Standards | 1.5 V PCML | | | | | | | | | | |
| Data rate (F324 and smaller package) | _ | 600 | _ | 2500 | 600 | _ | 2500 | 600 | _ | 2500 | Mbps |
| Data rate (F484 and larger package) | _ | 600 | _ | 3125 | 600 | _ | 3125 | 600 | _ | 2500 | Mbps |
| V _{OCM} | 0.65 V setting | _ | 650 | _ | _ | 650 | _ | _ | 650 | _ | mV |
| Differential on-chip | 100–Ω setting | _ | 100 | _ | _ | 100 | _ | _ | 100 | _ | Ω |
| termination resistors | 150– Ω setting | _ | 150 | _ | _ | 150 | _ | _ | 150 | _ | Ω |
| Differential and common mode return loss | PIPE, CPRI LV, Serial Rapid I/O SR, SDI, XAUI, SATA | | | | | Complian | į | | | , | _ |
| Rise time | _ | 50 | _ | 200 | 50 | _ | 200 | 50 | _ | 200 | ps |
| Fall time | _ | 50 | _ | 200 | 50 | _ | 200 | 50 | _ | 200 | ps |
| Intra-differential pair skew | _ | _ | _ | 15 | _ | _ | 15 | _ | _ | 15 | ps |
| Intra-transceiver block skew | _ | _ | _ | 120 | _ | _ | 120 | _ | _ | 120 | ps |

Figure 1–2 shows the lock time parameters in manual mode.

LTD = lock-to-data. LTR = lock-to-reference.

Figure 1–2. Lock Time Parameters for Manual Mode





Figure 1–3 shows the lock time parameters in automatic mode.

Figure 1-3. Lock Time Parameters for Automatic Mode



Embedded Multiplier Specifications

Table 1–26 lists the embedded multiplier specifications for Cyclone IV devices.

Table 1–26. Embedded Multiplier Specifications for Cyclone IV Devices

| Mode | Resources Used | | I | Performance |) | | llmit |
|------------------------|-----------------------|-----|------------|-------------|----------|-----|-------|
| Mode | Number of Multipliers | C6 | C7, I7, A7 | C8 | C8L, I8L | C9L | Unit |
| 9 × 9-bit multiplier | 1 | 340 | 300 | 260 | 240 | 175 | MHz |
| 18 × 18-bit multiplier | 1 | 287 | 250 | 200 | 185 | 135 | MHz |

Memory Block Specifications

Table 1–27 lists the M9K memory block specifications for Cyclone IV devices.

Table 1-27. Memory Block Performance Specifications for Cyclone IV Devices

| | | Resou | rces Used | | Per | forman | ice | | |
|-------------|------------------------------------|-------|---------------|-----|------------|--------|----------|-----|------|
| Memory | Mode | LEs | M9K Memory | C6 | C7, I7, A7 | C8 | C8L, I8L | C9L | Unit |
| | FIFO 256 × 36 | 47 | 1 | 315 | 274 | 238 | 200 | 157 | MHz |
| M9K Block | Single-port 256 × 36 | 0 | 1 | 315 | 274 | 238 | 200 | 157 | MHz |
| INISK DIOCK | Simple dual-port 256 × 36 CLK | 0 | 1 | 315 | 274 | 238 | 200 | 157 | MHz |
| | True dual port 512 × 18 single CLK | 0 | 1 | 315 | 274 | 238 | 200 | 157 | MHz |

Configuration and JTAG Specifications

Table 1–28 lists the configuration mode specifications for Cyclone IV devices.

Table 1–28. Passive Configuration Mode Specifications for Cyclone IV Devices (1)

| Programming Mode | V _{CCINT} Voltage Level (V) | DCLK f _{max} | Unit |
|----------------------------------|--------------------------------------|-----------------------|------|
| Passive Serial (PS) | 1.0 ⁽³⁾ | 66 | MHz |
| rassive serial (rs) | 1.2 | 133 | MHz |
| Fast Passive Parallel (FPP) (2) | 1.0 ⁽³⁾ | 66 | MHz |
| 1 ast rassive raidilei (FFF) 1-7 | 1.2 (4) | 100 | MHz |

Notes to Table 1-28:

- (1) For more information about PS and FPP configuration timing parameters, refer to the *Configuration and Remote System Upgrades in Cyclone IV Devices* chapter.
- (2) FPP configuration mode supports all Cyclone IV E devices (except for E144 package devices) and EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 only.
- (3) $V_{CCINT} = 1.0 \text{ V}$ is only supported for Cyclone IV E 1.0 V core voltage devices.
- (4) Cyclone IV E devices support 1.2 V V_{CCINT}. Cyclone IV E 1.2 V core voltage devices support 133 MHz DCLK f_{MAX} for EP4CE6, EP4CE10, EP4CE15, EP4CE22, EP4CE30, and EP4CE40 only.

Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4) (Part 2 of 2)

| Symbol | Modes | | C6 | | | C7, I | 7 | | C8, A | 7 | | C8L, I | BL | | C9L | | Unit |
|-----------------------|-------|-----|-----|-----|-----|-------|-----|-----|-------|-----|-----|--------|-----|-----|-----|-----|------|
| Syllibul | Mones | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| t _{LOCK} (3) | _ | _ | | 1 | _ | _ | 1 | _ | | 1 | _ | _ | 1 | _ | | 1 | ms |

Notes to Table 1-31:

- (1) Applicable for true RSDS and emulated RSDS_E_3R transmitter.
- (2) Cyclone IV E devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated RSDS transmitter is supported at the output pin of all I/O Banks.

 Cyclone IV GX devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (3) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.
- (4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–32. Emulated RSDS_E_1R Transmitter Timing Specifications for Cyclone IV Devices (1), (3) (Part 1 of 2)

| Ob.al | Madaa | | C6 | | | C7, 17 | ' | | C8, A7 | 7 | (| C8L, 18 | BL | | C9L | | 11!4 |
|------------------------------------|--------------------------|-----|-----|-----|-----|--------|-----|-----|--------|-----|-----|---------|-----|-----|-----|------|------|
| Symbol | Modes | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| | ×10 | 5 | _ | 85 | 5 | | 85 | 5 | | 85 | 5 | | 85 | 5 | _ | 72.5 | MHz |
| | ×8 | 5 | _ | 85 | 5 | _ | 85 | 5 | _ | 85 | 5 | | 85 | 5 | _ | 72.5 | MHz |
| f _{HSCLK} (input clock | ×7 | 5 | _ | 85 | 5 | _ | 85 | 5 | _ | 85 | 5 | _ | 85 | 5 | _ | 72.5 | MHz |
| frequency) | ×4 | 5 | _ | 85 | 5 | _ | 85 | 5 | | 85 | 5 | | 85 | 5 | _ | 72.5 | MHz |
| | ×2 | 5 | | 85 | 5 | _ | 85 | 5 | _ | 85 | 5 | | 85 | 5 | _ | 72.5 | MHz |
| | ×1 | 5 | _ | 170 | 5 | _ | 170 | 5 | _ | 170 | 5 | | 170 | 5 | _ | 145 | MHz |
| | ×10 | 100 | _ | 170 | 100 | _ | 170 | 100 | _ | 170 | 100 | _ | 170 | 100 | | 145 | Mbps |
| | ×8 | 80 | _ | 170 | 80 | _ | 170 | 80 | _ | 170 | 80 | _ | 170 | 80 | _ | 145 | Mbps |
| Device operation in | ×7 | 70 | _ | 170 | 70 | _ | 170 | 70 | _ | 170 | 70 | | 170 | 70 | _ | 145 | Mbps |
| Mbps | ×4 | 40 | _ | 170 | 40 | | 170 | 40 | _ | 170 | 40 | _ | 170 | 40 | _ | 145 | Mbps |
| | ×2 | 20 | 1 | 170 | 20 | _ | 170 | 20 | | 170 | 20 | | 170 | 20 | | 145 | Mbps |
| | ×1 | 10 | - | 170 | 10 | | 170 | 10 | | 170 | 10 | | 170 | 10 | _ | 145 | Mbps |
| t _{DUTY} | _ | 45 | _ | 55 | 45 | | 55 | 45 | _ | 55 | 45 | _ | 55 | 45 | _ | 55 | % |
| TCCS | _ | _ | 1 | 200 | _ | _ | 200 | _ | | 200 | _ | | 200 | | | 200 | ps |
| Output jitter (peak to peak) | _ | _ | | 500 | _ | _ | 500 | _ | | 550 | _ | _ | 600 | _ | | 700 | ps |
| | 20 – 80%, | | | | | | | | | | | | | | | | |
| t _{RISE} | C _{LOAD} = 5 pF | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | ps |
| | 20 – 80%, | | | | | | | | | | | | | | | | |
| t _{FALL} | C _{LOAD} = 5 pF | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | | 500 | _ | ps |

Table 1–32. Emulated RSDS_E_1R Transmitter Timing Specifications for Cyclone IV Devices (1), (3) (Part 2 of 2)

| | Symbol | Modes | | C6 | | | C7, 17 | 1 | | C8, A7 | 7 | (| C8L, 18 | L | | C9L | | Unit |
|-----------|---------------|-------|-----|-----|-----|-----|--------|-----|-----|--------|-----|-----|---------|-----|-----|-----|-----|------|
| | Symbol | Mones | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| t_{LOO} | CK <i>(2)</i> | _ | | _ | 1 | _ | _ | 1 | _ | _ | 1 | _ | | 1 | _ | _ | 1 | ms |

Notes to Table 1-32:

- (1) Emulated RSDS_E_1R transmitter is supported at the output pin of all I/O Banks of Cyclone IV E devices and I/O Banks 3, 4, 5, 6, 7, 8, and 9 of Cyclone IV GX devices.
- (2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–33. Mini-LVDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4)

| 0 | | | C6 | | | C7, I | 7 | | C8, A | 7 | | C8L, I | 8L | | C9L | | |
|------------------------------------|--|-----|-----|-----|-----|-------|-------|-----|-------|-------|-----|--------|-------|-----|-----|-------|------|
| Symbol | Modes | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| | ×10 | 5 | _ | 200 | 5 | _ | 155.5 | 5 | _ | 155.5 | 5 | _ | 155.5 | 5 | _ | 132.5 | MHz |
| | ×8 | 5 | _ | 200 | 5 | _ | 155.5 | 5 | _ | 155.5 | 5 | _ | 155.5 | 5 | _ | 132.5 | MHz |
| f _{HSCLK} (input clock | ×7 | 5 | | 200 | 5 | _ | 155.5 | 5 | _ | 155.5 | 5 | | 155.5 | 5 | _ | 132.5 | MHz |
| frequency) | ×4 | 5 | | 200 | 5 | | 155.5 | 5 | | 155.5 | 5 | | 155.5 | 5 | | 132.5 | MHz |
| 1 37 | ×2 | 5 | | 200 | 5 | _ | 155.5 | 5 | _ | 155.5 | 5 | | 155.5 | 5 | _ | 132.5 | MHz |
| | ×1 | 5 | | 400 | 5 | | 311 | 5 | | 311 | 5 | | 311 | 5 | | 265 | MHz |
| | ×10 | 100 | | 400 | 100 | _ | 311 | 100 | | 311 | 100 | | 311 | 100 | _ | 265 | Mbps |
| | ×8 | 80 | | 400 | 80 | | 311 | 80 | | 311 | 80 | | 311 | 80 | | 265 | Mbps |
| Device operation in | ×7 | 70 | _ | 400 | 70 | _ | 311 | 70 | _ | 311 | 70 | _ | 311 | 70 | _ | 265 | Mbps |
| Mbps | ×4 | 40 | | 400 | 40 | _ | 311 | 40 | | 311 | 40 | | 311 | 40 | _ | 265 | Mbps |
| • | ×2 | 20 | | 400 | 20 | _ | 311 | 20 | _ | 311 | 20 | | 311 | 20 | | 265 | Mbps |
| | ×1 | 10 | _ | 400 | 10 | _ | 311 | 10 | _ | 311 | 10 | _ | 311 | 10 | _ | 265 | Mbps |
| t _{DUTY} | _ | 45 | | 55 | 45 | _ | 55 | 45 | _ | 55 | 45 | | 55 | 45 | _ | 55 | % |
| TCCS | _ | _ | _ | 200 | _ | _ | 200 | _ | _ | 200 | _ | _ | 200 | _ | _ | 200 | ps |
| Output jitter (peak to peak) | _ | _ | _ | 500 | _ | _ | 500 | _ | _ | 550 | _ | _ | 600 | _ | _ | 700 | ps |
| t _{RISE} | 20 – 80%, C _{LOAD} = 5 pF | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | ps |
| t _{FALL} | 20 – 80%, C _{LOAD} = 5 pF | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | _ | 500 | _ | ps |
| t _{LOCK} (3) | _ | _ | _ | 1 | _ | _ | 1 | _ | _ | 1 | _ | _ | 1 | _ | _ | 1 | ms |

Notes to Table 1-33:

- (1) Applicable for true and emulated mini-LVDS transmitter.
- (2) Cyclone IV E—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated mini-LVDS transmitter is supported at the output pin of all I/O banks.

 Cyclone IV GX—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the
 - Cyclone IV GX—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (3) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.
- (4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

| Table 1–34. True LVDS Transmitter Timing Specifications for Cyclone IV Devices (1), (3 | ue LVDS Transmitter Timing Specifications | for Cyclone IV Devices (1), (3) |
|--|---|---------------------------------|
|--|---|---------------------------------|

| Cumbal | Madaa | C | 6 | C7 | , I7 | C8, | , A7 | C8L | , I8L | C | 9L | llmit |
|---------------------------------|-------|-----|-----|-----|-------|-----|-------|-----|-------|-----|-----|-------|
| Symbol | Modes | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| | ×10 | 5 | 420 | 5 | 370 | 5 | 320 | 5 | 320 | 5 | 250 | MHz |
| | ×8 | 5 | 420 | 5 | 370 | 5 | 320 | 5 | 320 | 5 | 250 | MHz |
| f _{HSCLK} (input | ×7 | 5 | 420 | 5 | 370 | 5 | 320 | 5 | 320 | 5 | 250 | MHz |
| clock frequency) | ×4 | 5 | 420 | 5 | 370 | 5 | 320 | 5 | 320 | 5 | 250 | MHz |
| , ,,, | ×2 | 5 | 420 | 5 | 370 | 5 | 320 | 5 | 320 | 5 | 250 | MHz |
| | ×1 | 5 | 420 | 5 | 402.5 | 5 | 402.5 | 5 | 362 | 5 | 265 | MHz |
| | ×10 | 100 | 840 | 100 | 740 | 100 | 640 | 100 | 640 | 100 | 500 | Mbps |
| | ×8 | 80 | 840 | 80 | 740 | 80 | 640 | 80 | 640 | 80 | 500 | Mbps |
| HSIODR | ×7 | 70 | 840 | 70 | 740 | 70 | 640 | 70 | 640 | 70 | 500 | Mbps |
| nolubh | ×4 | 40 | 840 | 40 | 740 | 40 | 640 | 40 | 640 | 40 | 500 | Mbps |
| | ×2 | 20 | 840 | 20 | 740 | 20 | 640 | 20 | 640 | 20 | 500 | Mbps |
| | ×1 | 10 | 420 | 10 | 402.5 | 10 | 402.5 | 10 | 362 | 10 | 265 | Mbps |
| t _{DUTY} | _ | 45 | 55 | 45 | 55 | 45 | 55 | 45 | 55 | 45 | 55 | % |
| TCCS | _ | _ | 200 | _ | 200 | _ | 200 | _ | 200 | _ | 200 | ps |
| Output jitter (peak to peak) | _ | _ | 500 | _ | 500 | _ | 550 | _ | 600 | _ | 700 | ps |
| t _{LOCK} (2) | _ | _ | 1 | _ | 1 | _ | 1 | _ | 1 | _ | 1 | ms |

Notes to Table 1-34:

- (1) Cyclone IV E—true LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Cyclone IV GX—true LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6.
- (2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices (1), (3) (Part 1 of 2)

| Combal | Madaa | C | 6 | C7, | , I7 | C8, | A7 | C8L, | , I8L | C | 9L | IIi4 |
|------------------------------------|-------|-----|-------|-----|-------|-----|-------|------|-------|-----|-----|------|
| Symbol | Modes | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| | ×10 | 5 | 320 | 5 | 320 | 5 | 275 | 5 | 275 | 5 | 250 | MHz |
| | ×8 | 5 | 320 | 5 | 320 | 5 | 275 | 5 | 275 | 5 | 250 | MHz |
| f _{HSCLK} (input clock | ×7 | 5 | 320 | 5 | 320 | 5 | 275 | 5 | 275 | 5 | 250 | MHz |
| frequency) | ×4 | 5 | 320 | 5 | 320 | 5 | 275 | 5 | 275 | 5 | 250 | MHz |
| , ,, | ×2 | 5 | 320 | 5 | 320 | 5 | 275 | 5 | 275 | 5 | 250 | MHz |
| | ×1 | 5 | 402.5 | 5 | 402.5 | 5 | 402.5 | 5 | 362 | 5 | 265 | MHz |
| | ×10 | 100 | 640 | 100 | 640 | 100 | 550 | 100 | 550 | 100 | 500 | Mbps |
| | ×8 | 80 | 640 | 80 | 640 | 80 | 550 | 80 | 550 | 80 | 500 | Mbps |
| HSIODR | ×7 | 70 | 640 | 70 | 640 | 70 | 550 | 70 | 550 | 70 | 500 | Mbps |
| HOIODI | ×4 | 40 | 640 | 40 | 640 | 40 | 550 | 40 | 550 | 40 | 500 | Mbps |
| | ×2 | 20 | 640 | 20 | 640 | 20 | 550 | 20 | 550 | 20 | 500 | Mbps |
| | ×1 | 10 | 402.5 | 10 | 402.5 | 10 | 402.5 | 10 | 362 | 10 | 265 | Mbps |

| Cumbal | Madaa | C6 | | C7, I7 | | C8, A7 | | C8L, I8L | | C | Ilmit | |
|---------------------------------|-------|-----|-----|--------|-----|--------|-----|----------|-----|-----|-------|------|
| Symbol | Modes | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| t _{DUTY} | _ | 45 | 55 | 45 | 55 | 45 | 55 | 45 | 55 | 45 | 55 | % |
| TCCS | _ | _ | 200 | _ | 200 | _ | 200 | _ | 200 | _ | 200 | ps |
| Output jitter (peak to peak) | _ | _ | 500 | _ | 500 | _ | 550 | _ | 600 | _ | 700 | ps |
| t _{LOCK} (2) | _ | _ | 1 | _ | 1 | _ | 1 | _ | 1 | _ | 1 | ms |

Notes to Table 1-35:

- (1) Cyclone IV E—emulated LVDS transmitter is supported at the output pin of all I/O Banks. Cyclone IV GX—emulated LVDS transmitter is supported at the output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

Table 1–36. LVDS Receiver Timing Specifications for Cyclone IV Devices (1), (3)

| 0 | 80 | C | 6 | C 7, | , 17 | C8, | A7 | C8L | , I8L | C | 9L | 1111 |
|------------------------------------|-------|-----|-------|-------------|-------------|-----|-------|-----|-------|-----|-----|------|
| Symbol | Modes | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| | ×10 | 10 | 437.5 | 10 | 370 | 10 | 320 | 10 | 320 | 10 | 250 | MHz |
| | ×8 | 10 | 437.5 | 10 | 370 | 10 | 320 | 10 | 320 | 10 | 250 | MHz |
| f _{HSCLK} (input clock | ×7 | 10 | 437.5 | 10 | 370 | 10 | 320 | 10 | 320 | 10 | 250 | MHz |
| frequency) | ×4 | 10 | 437.5 | 10 | 370 | 10 | 320 | 10 | 320 | 10 | 250 | MHz |
| 1 3, | ×2 | 10 | 437.5 | 10 | 370 | 10 | 320 | 10 | 320 | 10 | 250 | MHz |
| | ×1 | 10 | 437.5 | 10 | 402.5 | 10 | 402.5 | 10 | 362 | 10 | 265 | MHz |
| | ×10 | 100 | 875 | 100 | 740 | 100 | 640 | 100 | 640 | 100 | 500 | Mbps |
| | ×8 | 80 | 875 | 80 | 740 | 80 | 640 | 80 | 640 | 80 | 500 | Mbps |
| HSIODR | ×7 | 70 | 875 | 70 | 740 | 70 | 640 | 70 | 640 | 70 | 500 | Mbps |
| חטוטח | ×4 | 40 | 875 | 40 | 740 | 40 | 640 | 40 | 640 | 40 | 500 | Mbps |
| | ×2 | 20 | 875 | 20 | 740 | 20 | 640 | 20 | 640 | 20 | 500 | Mbps |
| | ×1 | 10 | 437.5 | 10 | 402.5 | 10 | 402.5 | 10 | 362 | 10 | 265 | Mbps |
| SW | _ | _ | 400 | _ | 400 | _ | 400 | _ | 550 | _ | 640 | ps |
| Input jitter tolerance | _ | _ | 500 | _ | 500 | _ | 550 | _ | 600 | _ | 700 | ps |
| t _{LOCK} (2) | _ | _ | 1 | _ | 1 | _ | 1 | | 1 | | 1 | ms |

Notes to Table 1-36:

- Cyclone IV E—LVDS receiver is supported at all I/O Banks.
 Cyclone IV GX—LVDS receiver is supported at I/O Banks 3, 4, 5, 6, 7, 8, and 9.
- (2) t_{LOCK} is the time required for the PLL to lock from the end-of-device configuration.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

External Memory Interface Specifications

The external memory interfaces for Cyclone IV devices are auto-calibrating and easy to implement.



For more information about the supported maximum clock rate, device and pin planning, IP implementation, and device termination, refer to *Section III: System Performance Specifications* of the *External Memory Interface Handbook*.

Table 1–37 lists the memory output clock jitter specifications for Cyclone IV devices.

Table 1–37. Memory Output Clock Jitter Specifications for Cyclone IV Devices (1), (2)

| Parameter | Symbol | Min | Max | Unit |
|------------------------------|------------------------|------|-----|------|
| Clock period jitter | t _{JIT(per)} | -125 | 125 | ps |
| Cycle-to-cycle period jitter | t _{JIT(cc)} | -200 | 200 | ps |
| Duty cycle jitter | t _{JIT(duty)} | -150 | 150 | ps |

Notes to Table 1-37:

- Memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2 standard.
- (2) The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL output routed on a global clock (GCLK) network.

Duty Cycle Distortion Specifications

Table 1–38 lists the worst case duty cycle distortion for Cyclone IV devices.

Table 1–38. Duty Cycle Distortion on Cyclone IV Devices I/O Pins (1), (2), (3)

| Symbol | C | 6 | C7 | , 1 7 | C8, I8 | BL, A7 | C | Unit | |
|-------------------|-----|-----|-----|--------------|--------|--------|-----|------|-------|
| Symbol | Min | Max | Min | Max | Min | Max | Min | Max | Ullit |
| Output Duty Cycle | 45 | 55 | 45 | 55 | 45 | 55 | 45 | 55 | % |

Notes to Table 1-38:

- (1) The duty cycle distortion specification applies to clock outputs from the PLLs, global clock tree, and IOE driving the dedicated and general purpose I/O pins.
- (2) Cyclone IV devices meet the specified duty cycle distortion at the maximum output toggle rate for each combination of I/O standard and current strength.
- (3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.

OCT Calibration Timing Specification

Table 1–39 lists the duration of calibration for series OCT with calibration at device power-up for Cyclone IV devices.

Table 1–39. Timing Specification for Series OCT with Calibration at Device Power-Up for Cyclone IV Devices $^{(1)}$

| Symbol | Description | Maximum | Units |
|---------------------|--|---------|-------|
| t _{OCTCAL} | Duration of series OCT with calibration at device power-up | 20 | μs |

Note to Table 1-39:

(1) OCT calibration takes place after device configuration and before entering user mode.

Table 1–42 and Table 1–43 list the IOE programmable delay for Cyclone IV E 1.2 V core voltage devices.

Table 1-42. IOE Programmable Delay on Column Pins for Cyclone IV E 1.2 V Core Voltage Devices (1), (2)

| | | Number | Min Offset | Max Offset | | | | | | | | | |
|---|-----------------------------------|---------|---------------|------------|----------|-------|-------------|------------|-------|-------|-------|----|--|
| Parameter | Paths Affected | of | | Fa | ast Corn | er | Slow Corner | | | | | | |
| | | Setting | | C6 | 17 | A7 | C6 | C 7 | C8 | 17 | A7 | | |
| Input delay from pin to internal cells | Pad to I/O dataout to core | 7 | 0 | 1.314 | 1.211 | 1.211 | 2.177 | 2.340 | 2.433 | 2.388 | 2.508 | ns | |
| Input delay from pin to input register | Pad to I/O input register | 8 | 0 | 1.307 | 1.203 | 1.203 | 2.19 | 2.387 | 2.540 | 2.430 | 2.545 | ns | |
| Delay from output register to output pin | I/O output register to pad | 2 | 0 | 0.437 | 0.402 | 0.402 | 0.747 | 0.820 | 0.880 | 0.834 | 0.873 | ns | |
| Input delay from dual-purpose clock pin to fan-out destinations | Pad to global clock network | 12 | 0 | 0.693 | 0.665 | 0.665 | 1.200 | 1.379 | 1.532 | 1.393 | 1.441 | ns | |

Notes to Table 1-42:

- (1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting **0** as available in the Quartus II software.

Table 1–43. IOE Programmable Delay on Row Pins for Cyclone IV E 1.2 V Core Voltage Devices (1), (2)

| | | Number | | Max Offset | | | | | | | | |
|---|-----------------------------------|---------|---------------|------------|----------|-------|-------|------------|---------|-------|-------|------|
| Parameter | Paths Affected | of | Min Offset | Fa | ast Corn | er | | SI | ow Corn | er | | Unit |
| | | Setting | | C6 | 17 | A7 | C6 | C 7 | C8 | 17 | A7 | |
| Input delay from pin to internal cells | Pad to I/O dataout to core | 7 | 0 | 1.314 | 1.209 | 1.209 | 2.201 | 2.386 | 2.510 | 2.429 | 2.548 | ns |
| Input delay from pin to input register | Pad to I/O input register | 8 | 0 | 1.312 | 1.207 | 1.207 | 2.202 | 2.402 | 2.558 | 2.447 | 2.557 | ns |
| Delay from output register to output pin | I/O output register to pad | 2 | 0 | 0.458 | 0.419 | 0.419 | 0.783 | 0.861 | 0.924 | 0.875 | 0.915 | ns |
| Input delay from dual-purpose clock pin to fan-out destinations | Pad to global clock network | 12 | 0 | 0.686 | 0.657 | 0.657 | 1.185 | 1.360 | 1.506 | 1.376 | 1.422 | ns |

Notes to Table 1-43:

- (1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting 0 as available in the Quartus II software.

Table 1–44 and Table 1–45 list the IOE programmable delay for Cyclone IV GX devices.

Table 1–44. IOE Programmable Delay on Column Pins for Cyclone IV GX Devices (1), (2)

| | | Number | Min Offset | Max Offset | | | | | | | |
|---|-----------------------------------|----------|---------------|-------------|-------|-------|-------|-------|-------|----|--|
| Parameter | Paths Affected | of | | Fast Corner | | | | Unit | | | |
| | | Settings | | C6 | 17 | C6 | C7 | C8 | 17 | | |
| Input delay from pin to internal cells | Pad to I/O dataout to core | 7 | 0 | 1.313 | 1.209 | 2.184 | 2.336 | 2.451 | 2.387 | ns | |
| Input delay from pin to input register | Pad to I/O input register | 8 | 0 | 1.312 | 1.208 | 2.200 | 2.399 | 2.554 | 2.446 | ns | |
| Delay from output register to output pin | I/O output register to pad | 2 | 0 | 0.438 | 0.404 | 0.751 | 0.825 | 0.886 | 0.839 | ns | |
| Input delay from dual-purpose clock pin to fan-out destinations | Pad to global clock network | 12 | 0 | 0.713 | 0.682 | 1.228 | 1.41 | 1.566 | 1.424 | ns | |

Notes to Table 1-44:

- (1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of the Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting 0 as available in the Quartus II software.


Table 1-45. IOE Programmable Delay on Row Pins for Cyclone IV GX Devices (1), (2)

| | | Number | Min Offset | Max Offset | | | | | | |
|---|----------------------------------|----------|---------------|-------------|-------|-------|------------|-------|-------|----|
| Parameter | Paths Affected | of | | Fast Corner | | | | Unit | | |
| | | Settings | | C6 | 17 | C6 | C 7 | C8 | 17 | |
| Input delay from pin to internal cells | Pad to I/O dataout to core | 7 | 0 | 1.314 | 1.210 | 2.209 | 2.398 | 2.526 | 2.443 | ns |
| Input delay from pin to input register | Pad to I/O input register | 8 | 0 | 1.313 | 1.208 | 2.205 | 2.406 | 2.563 | 2.450 | ns |
| Delay from output register to output pin | I/O output register to pad | 2 | 0 | 0.461 | 0.421 | 0.789 | 0.869 | 0.933 | 0.884 | ns |
| Input delay from dual-purpose clock pin to fan-out destinations | Pad to global clock network | 12 | 0 | 0.712 | 0.682 | 1.225 | 1.407 | 1.562 | 1.421 | ns |

Notes to Table 1-45:

- (1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of Quartus II software.
- (2) The minimum and maximum offset timing numbers are in reference to setting 0 as available in the Quartus II software

Table 1-46. Glossary (Part 2 of 5)



Document Revision History

Table 1–47 lists the revision history for this chapter.

Table 1–47. Document Revision History

| Date | Version | Changes | | | | | |
|---------------|---------|--|--|--|--|--|--|
| March 2016 | 2.0 | Updated note (5) in Table 1–21 to remove support for the N148 package. | | | | | |
| October 2014 | 1.0 | Updated maximum value for V _{CCD_PLL} in Table 1–1. | | | | | |
| October 2014 | 1.9 | Removed extended temperature note in Table 1–3. | | | | | |
| December 2013 | 1.8 | Updated Table 1–21 by adding Note (15). | | | | | |
| May 2013 | 1.7 | Updated Table 1–15 by adding Note (4). | | | | | |
| | | ■ Updated the maximum value for V _I , V _{CCD_PLL} , V _{CCIO} , V _{CC_CLKIN} , V _{CCH_GXB} , and V _{CCA_GXB} Table 1–1. | | | | | |
| | | ■ Updated Table 1–11 and Table 1–22. | | | | | |
| October 2012 | 1.6 | Updated Table 1–21 to include peak-to-peak differential input voltage for the Cyclone IV GX transceiver input reference clock. | | | | | |
| | | ■ Updated Table 1–29 to include the typical DCLK value. | | | | | |
| | | ■ Updated the minimum f _{HSCLK} value in Table 1–31, Table 1–32, Table 1–33, Table 1–34, and Table 1–35. | | | | | |
| | | Updated "Maximum Allowed Overshoot or Undershoot Voltage", "Operating Conditions", and "PLL Specifications" sections. | | | | | |
| November 2011 | 1.5 | ■ Updated Table 1–2, Table 1–3, Table 1–4, Table 1–5, Table 1–8, Table 1–9, Table 1–15, Table 1–18, Table 1–19, and Table 1–21. | | | | | |
| | | ■ Updated Figure 1–1. | | | | | |
| | | ■ Updated for the Quartus II software version 10.1 release. | | | | | |
| December 2010 | 1.4 | ■ Updated Table 1–21 and Table 1–25. | | | | | |
| | | ■ Minor text edits. | | | | | |
| | | Updated for the Quartus II software version 10.0 release: | | | | | |
| | | ■ Updated Table 1–3, Table 1–4, Table 1–21, Table 1–25, Table 1–28, Table 1–30, Table 1–40, Table 1–41, Table 1–42, Table 1–43, Table 1–44, and Table 1–45. | | | | | |
| July 2010 | 1.3 | ■ Updated Figure 1–2 and Figure 1–3. | | | | | |
| | | Removed SW Requirement and TCCS for Cyclone IV Devices tables. | | | | | |
| | | ■ Minor text edits. | | | | | |
| | | Updated to include automotive devices: | | | | | |
| | | Updated the "Operating Conditions" and "PLL Specifications" sections. | | | | | |
| March 2010 | 1.2 | ■ Updated Table 1–1, Table 1–8, Table 1–9, Table 1–21, Table 1–26, Table 1–27, Table 1–31, Table 1–32, Table 1–33, Table 1–35, Table 1–36, Table 1–37, Table 1–38, Table 1–40, Table 1–42, and Table 1–43. | | | | | |
| | | ■ Added Table 1–5 to include ESD for Cyclone IV devices GPIOs and HSSI I/Os. | | | | | |
| | | ■ Added Table 1–44 and Table 1–45 to include IOE programmable delay for Cyclone IV E 1.2 V core voltage devices. | | | | | |
| | | Minor text edits. | | | | | |